SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010
* U9 Y" l) t- ?! A# o2 ^. Y* C c1 S |
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/2010
' t3 R! B1 K# p+ ~) q# b( t |
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0
% H" S' Z' `5 w* u& s | 6/11/2010
1 O; [9 e0 x8 _8 w/ }6 ~6 u |
Synopsys to Acquire Virage Logic
% Z% e+ @; w U B9 |" @; U | 6/11/2010
; q8 o0 q6 x9 X+ K3 U" _, N |
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard
$ _4 w3 ^" Q, x d' o | 6/7/2010
4 |$ M0 P. O9 e6 i( }* Z6 M9 |9 @ |
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs * S; G9 k: L3 r& E
| 6/4/2010 0 F: H4 j( H; B5 `
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards"
* e6 N- T) P% F6 a% r# |2 q% A$ f* h4 R | 6/4/2010 7 q7 x- t( g6 ~7 F
|
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology . a2 Y C' e- Z1 n6 R2 d1 F$ A, h% y; x6 m
| 5/13/2010
5 D, L \* u! x& y0 F6 B3 i |
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm * N' j# K/ H* G* x; v9 P8 b
| 5/7/2010 . ]- q l# g7 ~6 g% \5 V4 N
|
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature 4 a( e( r% g& ?+ b
| 5/7/2010 / A" R0 m& h. [5 ]: \4 }
|
Synopsys Launches Industrys First MIPI DigRF v4 IP - M$ w! z' ?3 b0 \/ ?& N: ^
| 5/3/2010
' g' B6 u* s _3 y) L |
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces
1 L5 \! S# r* e2 r! d) @( A | 4/28/2010 , [9 J! H. i7 g( X9 j( o6 m
|
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs 7 O+ D* ~' N' T2 G% v9 R4 ]7 D
| 4/22/2010 2 k; g* r1 g7 U6 l& m
|
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
) H# m5 H0 l/ e s | 4/19/2010
2 ]& S; J# W/ Q |
Synopsys Expands IP OEM Partner Program with Two New Members
; l7 @9 U, ^: P" e8 \# j | 4/14/2010
9 Z( Y# w$ R' l3 r" E1 E5 R& P |
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY 2 k+ b' l- l8 h O
| 4/7/2010 6 }4 K3 P/ }7 g1 Q9 Y$ L
|
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification
v, P4 z4 `% B | | 4/5/2010 4 C2 U# O% n) B' ~
|
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family 2 m* s: b7 h+ T, L& t
| 4/1/2010
! d2 {- v! a0 S n. L+ X$ d |
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product 6 j) X& U+ y- V0 U& [+ A
| 3/30/2010
8 d" k) X0 G! e3 Y0 R3 d0 x3 J8 \ |
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route
7 @: b' t3 u" D( v: [3 P" r1 V | 3/29/2010 ( H1 `6 w8 N+ S( ]
|
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions - w( q) E' s% E/ Y0 Z
| 3/23/2010
3 k# t3 B( Q4 z, q I. p$ J, i N f |
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development * C a# U; G( ~6 ^* h, n' m
| 3/23/2010
# o) ]: G) F# S. ]7 r* C3 H+ L |
Synopsys Completes Acquisition of CoWare . j. R2 ~& N$ x8 d" l
| 3/23/2010 % K& g( R$ g( O' }
|
IMEC and Synopsys Collaborate on 3D Stacked IC Development $ ]; u+ h% x# Y* T; M/ u/ v
| 3/10/2010
: l% @" F/ t9 b5 b$ ]. [/ [; Q6 d) _ |
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction 2 u9 m$ m/ z) d* P! s% F6 f
| 3/10/2010
, G) u, {# M6 M+ q+ b) n |
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical
6 w# C* l- h/ d( c | 2/9/2010 ( k0 L" `/ Q4 v! A$ I/ j3 V
|
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services
4 `0 t* N; C }. P | 2/8/2010
: L$ C# U, G0 Y% z- C. [- q |
Synopsys to Acquire CoWare
8 Y! x$ o8 Y. b2 b | 2/8/2010
8 d% q7 \8 v4 D, l9 l- U" j |
Synopsys Acquires VaST Systems Technology
9 k9 U7 n# N' Z4 f% @. \6 }1 |. t: R | 2/3/2010
$ v9 P* r+ m2 I* w |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions
9 n' ^% L5 J! Y6 E | 1/25/2010
, N0 X# P3 N3 x. }; S6 ], S |
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies
! s$ Z/ U' d1 h8 t | 1/25/2010
+ c: q3 b5 j8 V) U' F1 [; y: _5 r1 W |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology
4 ~- J/ ~ o! p0 t | 1/25/2010
F& p. v: S' g# d- |, `9 z |
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs
8 T7 |: p1 k- X | 1/13/2010
; U! M: _6 Y0 v( q5 B |
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models 5 H7 P- d0 K3 ]' D
| 1/12/2010 1 X* P. e8 q- _1 N" D# R. P: `
|
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X
( Z' h; l! e1 g" V2 E! B) @ | 1/11/2010
+ h6 T5 G/ U) G) u |