EDA戰雲密佈！RD戰力分析？

chip123

投票者如能說出：為何你認為這家比較強，可能對大家幫助更大!? 和這三家廠商相關的人士，請不要投票干擾喔！
2 m% h, R0 o, x


9 w( t7 H3 ]5 U! u全球3大EDA廠台灣研發中心全數就位
1 [( `2 w" \% D# ?明導3Q將設立研發中心 益華編制將倍增　新思龍頭地位備受挑戰
--------------------------------------------------------------------------------
3 a  N) m$ T3 @8 Q; {9 z （電子時報記者宋丁儀╱台北） 2006/07/20   
　

台灣再度成為3大電子設計自動化（Electronic Design Automation；EDA）業者角力戰場！繼新思（Synopsys）台灣研發中心擴編進度超前，益華（Cadence）在新任總經理張郁禮帶領下，規劃將台灣研發中心人員擴充1倍以上，全力搶攻台灣新思旗下客戶群並開發前端科技新興市場，誓言奪回市場寶座；據了解，明導（Mentor）同時也規劃第三季將設立台灣研發中心，並延攬台灣新思研發中心主管劉樂群領軍，3大EDA業者本土戰雲密佈！

9 t/ ^' @! Y/ b( o- [6 l5 h/ j8 a　益華目前除了5大產品平台：Incisive、Encounter、Virtuoso、Allegro及DFM外，每年更以龐大研發資源投入先端半導體技術設計，台灣行銷總監馮元掄表示，目前益華與各大晶圓廠包括整合元件（IDM）及晶圓代工業者、設備業者及設計公司共同合作的X-Architecture逐漸被市場接受，並從90奈米演進至65奈米製程技術，應用層面也從PC繪圖晶片擴散至網通領域；同時，益華積極與台面板廠共同開發SoP（System on Panel），將傳統SoC設計手法套用在面板系統電路設計上。
/ B( r- o! M3 B. I# N
　不僅益華重新調整台灣市場策略轉趨積極，據了解，明導近期也展現台灣市場佈局大動作，不但延攬新思研發中心高階主管劉樂群，同時規劃在第三季宣佈設立台灣研發中心，也使得3大EDA業者在台灣研發中心已全數到齊。儘管新思全球營業額僅次於益華，不過，新思紮根台灣坐擁第一的位置，已成為益華、明導等業者亟力拿下的目標。

andy2000a

taiwan 跟本沒有 mentor
從以前 cic  和  cadence 掛一起

  k" e0 A  ]0 W. x  R我們都只學 cadence or synopsys  ..

imems

Calibre 就是 mentor 的  業界 最常用 驗證軟體

* g) u  Q/ W: ^2 {+ D  |

原帖由 andy2000a 於 2006-10-25 03:44 PM 發表
taiwan 跟本沒有 mentor
" g8 o$ s9 Z# P$ |從以前 cic  和  cadence 掛一起

4 `+ \, Z4 g6 Y2 m1 s我們都只學 cadence or synopsys  ..

yhchang

教育界的Tool
全部都被 Cadence  Synopsys  Mentor三家吃走了吧
Calibre 是這幾年才廣被採用的 DRC/LVS/LPE的軟体
% b3 ~- r# w+ B$ e2 z9 d# c3 \7 e1 A在這之前  Dracula已經在學術界使用了將近五到七年的時間

cashflow

應當說各有千秋，呵呵
8 \) ]4 j- N$ p- r; Y/ ~其實這幾家公司的人跳過來跳過去，都是在這幾家公司裡面的，呵呵

wellsjong

板主，這個問題包涵太大了，像是哪邊戰力強，如果是問Analog這塊的話，我會說是Cadence。如果是Digital那我就會投Synopsys.

heavy91

$ \4 t7 ?: I8 g
8 h; s2 m# d6 t

6/30/2010	SiS Adopts Cadence Technologies for Advanced SOC Designs
6/21/2010	Cadence Completes Acquisition of Denali
6/14/2010	Cadence Delivers Extensive Support for TSMC AMS Reference Flow 1.0 for 28-nm Process
6/14/2010 1 U' j2 x0 a. z- W; G  S  q9 m	Cadence Delivers TLM-Driven Design and Verification, 3D-IC Design and Integrated DFM Capabilities to TSMC Reference Flow 11.0
6/14/2010	Cadence Kick-Starts UVM Adoption with Open-Source Reference Flow Contribution to UVM World
6/11/2010	Cadence Announces Comprehensive SOI Design Hub
5/24/2010	Cadence and IBM Team to Develop Leading-Edge IP
5/24/2010	Rapid Bridge LiquidIP Now Available as Part of Cadence Open Integration Platform
5/20/2010	Computer Simulation Technology Announces Closer Cooperation with Cadence
5/14/2010	Cadence to Acquire Denali
5/7/2010	Cadence Accelerates SOC Realization, Reduces Costs with New Open Integration Platform
5/3/2010	VIA's Centaur Achieves Significant Benefits Using Cadence Virtuoso Space-Based Router at 65nm
4/26/2010	Cadence Debuts Verification Computing Platform
4/21/2010 & U9 M3 L- \2 J% m3 ~7 h5 O. I* O% U0 t	Cadence Contributes Technology to Boost Verification of Complex Mixed-Signal Chips
4/14/2010	HiSilicon Adopts Cadence Mixed-Signal and Low-Power Technologies
4/14/2010	LSI Adopts Broad Range of Cadence Mixed-Signal Technologies
4/14/2010	TSMC Expands Cadence Tool Support In Integrated Sign-Off Flow By Adding Synthesis, Place and Route, and RC Extraction
3/29/2010	Cadence Teams with AcAe to Accelerate Transition to Allegro PCB Products
3/24/2010	Renesas Cuts Design Time by Half on Large-Scale Consumer SOC by Using Cadence Encounter Technology
2/2/2010	austriamicrosystems Expands Reliance on Cadence Technology to Achieve Seamless Mixed-Signal SOC Designs
2/2/2010	Cadence EDI System 9.1 Addresses Productivity Crisis for Complex SOC Design
2/1/2010	Cadence Software Validated on STARC QA Database
1/27/2010	Renesas Adopts Cadence Virtuoso Technology for Mixed-Signal and Analog Design
1/25/2010	Cadence OVM SystemVerilog Solution Enables More Thorough Verification at Mitsubishi Electric
1/25/2010	NEC Electronics Adopts Cadence Encounter Digital Implementation System for 40-nm ASIC Designs

heavy91

Mentor Announces Commercial Linux Platform for Freescale Processors Based on Power Architecture Technology	6/23/2010
Mentor Graphics Questa Functional Verification Platform Adopted by Mindtree	6/21/2010
Mentor Graphics Extends TSMC Reference Flow 11 with Support for ESL and Integrated Design and Manufacturing Closure	6/17/2010
Mentor Graphics' Olympus-SoC Place-and-Route System Now Supported By X-FAB	6/17/2010
Mentor Graphics Provides Comprehensive Verification Support in TSMC AMS Reference Flow 1.0	6/17/2010
Mentor Graphics Working with TSMC to Speed SOC Verification with Calibre Automatic Waivers	6/11/2010
Mentor Graphics Announces Calibre xACT 3D for Fast and Accurate Extraction Using 3D Field Solver Technology	6/8/2010
Mentor Graphics Underscores Support for OVM and Extends Support to UVM Across Multiple Products	6/7/2010
Mentor Graphics Introduces Precision Rad-Tolerant Product for Advanced Radiation Effects Mitigation	6/3/2010
Mentor Graphics 0-In Formal Version 3.0 Brings New Level of Automation to Formal Verification	6/1/2010
Mentor Graphics Releases 0-In CDC Version 3.0 to Support Verification Needs of Larger, More-Complex Designs	6/1/2010
Mentor Graphics Announces New FPGA Synthesis Innovation in Precision Synthesis 2010a Release	5/20/2010
Mentor Graphics and NetLogic Microsystems Establish Strategic Multi-Core Collaboration for Embedded Linux	5/19/2010
Valor Releases Major New Functionality In the vSure DFM Product	5/19/2010
Mentor Graphics Veloce Delivers 400X Acceleration for OVM Driven Verification	5/7/2010
Mentor Graphics Calibre InRoute Delivers True Manufacturing Sign-Off During Physical Design Closure	5/3/2010
Mentor Graphics and Lauterbach Collaborate On Hardware-Accelerated, Software Development and Debug Platform for SOC Verification	4/27/2010
Mentor Graphics Selected as a Key Freescale Commercial Linux Strategic Partner for QorIQ and PowerQUICC Processors	4/26/2010
Mentor Graphics Announces Multicore Solutions for Symmetric and Asymmetric Multiprocessing	4/22/2010
STMicroelectronics Adopts Mentor Graphics Veloce Emulation Platform for Its New Generation of Set-Top-Box Chip Sets	4/15/2010
Mentor Graphics Extends DO-254 Platform Offering with Enhanced HDL Coding Standards	4/14/2010
Mentor Graphics ReqTracer Automates Requirements Tracking and Reporting for Electronic Design Projects	4/5/2010
Mentor Graphics and Platform Computing Optimize Use of Veloce Emulation Systems as Shared Resources	3/30/2010
SMIC Bases DFM Sign-Off Strategy on Mentor Graphics Calibre Platform	3/30/2010
Mentor Graphics Calibre LFD Certifications at TSMC Now Include 28-nm Process Node with TSMC UDFM Engine	3/23/2010
The MathWorks and Mentor Graphics Outline Joint DO-254 Workflow for Model-Based Design	3/23/2010
Mentor Graphics Acquires Valor Computerized Systems	3/18/2010
Mentor Graphics to Extend Cooperation with STMicroelectronics for Advanced Chip-Development Design Solutions	3/16/2010
Mentor Graphics Adds AMBA 4 Verification IP to the Questa Multi-View Verification Components Library	3/10/2010
Mentor Graphics Introduces FloTHERM IC for Semiconductor Package Thermal Characterization and Design	2/25/2010
Dongbu HiTek Adopts Mentor Graphics Eldo for Optimized Cell Characterization Flow	2/23/2010
Mentor Graphics Eases Android Development with Support of Inflexion Graphical User Interface on the Zoom OMAP36x-III Mobile Development Platform	2/15/2010
Mentor Graphics Enhances Signal and Power Integrity Solution with Full-Wave 3D Analysis	2/3/2010
Agnisys Announces Support for OVM Register Package in IDesignSpec	2/1/2010
Mentor Graphics Catapult C Adds SystemC Synthesis and Expands Full-Chip Capabilities	1/25/2010

heavy91

9 E. M& o7 g4 ]) j& a# V4 P% b" B
) W' a; n3 j( ~

SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization	7/14/2010
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success	7/7/2010
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform	6/17/2010
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances	6/17/2010
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology	6/17/2010
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories	6/17/2010
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup	6/17/2010
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0	6/11/2010 8 ?1 F+ B- w' m2 C: Y( H3 P
Synopsys to Acquire Virage Logic 3 @' H2 Y/ t3 [+ K4 U4 q	6/11/2010
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard & k' x3 Q2 u2 {/ U+ C	6/7/2010   C8 B6 H$ n. s1 H) z2 p( H
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs	6/4/2010 ' {% T1 @6 g1 E( z, a
Synopsys Press Publishes "The Ten Commandments for Effective Standards" - q1 `/ d1 K2 \1 x) d+ W3 Q	6/4/2010 " q5 x5 O9 h1 i; y; `# G# {
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology	5/13/2010 4 g9 p3 K! i, H; i- P0 i# |) E; }
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm " T) H2 s( T+ `6 F, N( g7 ]3 R	5/7/2010 3 j2 g! |4 S; g, M, j! g8 q+ B
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature ; H0 {& e& ~9 U	5/7/2010
Synopsys Launches Industrys First MIPI DigRF v4 IP ; w) x) @& `8 _) o	5/3/2010 2 C+ M" d% G4 I4 R% T
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces 4 W1 }. q- r9 Z9 R, `. c$ G5 w	4/28/2010 1 z+ X# C, T, h/ H; u6 v! ^; w1 ~
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs	4/22/2010
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems + K3 {! Q& {8 Z' [0 I3 @( G6 e	4/19/2010 ) k: \# S7 O& f
Synopsys Expands IP OEM Partner Program with Two New Members	4/14/2010
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY 8 H0 A7 n; z+ t! @& o+ C	4/7/2010 , ^, C3 T" i0 M; S7 t0 }# q" g) e
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification	4/5/2010 $ ]* ~5 r% [0 g) p" \
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family	4/1/2010 / _4 ^: p* y, G! G9 }. Y
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product . u5 X  d8 K# g	3/30/2010
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route	3/29/2010
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions	3/23/2010 / Z9 _8 @1 N5 Y7 D
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development	3/23/2010 8 }# u7 Z! S$ E8 b: J8 @
Synopsys Completes Acquisition of CoWare 3 Z- u$ X! P' y+ }8 p5 T" m7 D, c! L	3/23/2010
IMEC and Synopsys Collaborate on 3D Stacked IC Development	3/10/2010 3 U* P5 {7 e' ~- c
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction / B' |+ a2 H4 m4 R	3/10/2010 . G( S9 S, M' G$ N$ R: l; w7 l4 J
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical 7 j/ z: ?8 i9 m7 |% Y+ X3 r	2/9/2010 6 C( c4 L2 b; s0 |- ?2 p
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services	2/8/2010 2 o& g/ U0 y& R, r
Synopsys to Acquire CoWare 8 V3 d  a2 z- {. t4 ]4 n/ O	2/8/2010
Synopsys Acquires VaST Systems Technology	2/3/2010 # K6 c0 L/ [4 e6 L. |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions	1/25/2010
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies 4 g5 }7 N2 U) h7 J8 }: [! ]	1/25/2010
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology	1/25/2010 " O' v6 k; m5 K' w5 K/ |9 _7 a
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs	1/13/2010
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models	1/12/2010 # l* h' W" [3 e8 U
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X ) l1 C) h3 n& f- W! ~  K) V	1/11/2010

ranica

Field Applications Engineer
' ~  T( Z; R+ Q, K) T/ s
公      司：One world top EDA company
工作地点：北京
. W, ]! l+ i+ J; b+ z8 y
4 w7 l0 t5 h7 G4 G8 X! u6 O$ Q+ N- APosition Description:      
- The Field Applications Engineer is responsible for working directly with customers in key technical pre-sales and post-sales roles to provide architectural and design consulting on the best use of Intellectual Property software programmable cores in various different applications including Wireless Communications, Audio processing as well as Image pre and post processing in a customer''s ASIC design.
( I6 e) P$ L' j; z. q/ t- n1 k# X0 K- DPU cores are used by the world leading semiconductor development and supplier companies. As the Field Applications Engineer, you will be working with customers on the next generation designs. In the Wireless Communications application, customers are using cores in their 2G, 3G, 4G (LTE and LTE-Advanced) modem systems for User Equipment and Infrastructure products. You will be working with industry leading customers on their next generation designs.
' I- L2 _+ q; v3 j; }. X  N
Responsibilities:
: R% T" K/ e8 y% y9 |! x" P: o9 u8 M- Provide technical presentations, seminars, and demonstrations of products, and working closely with the field sales organization to achieve revenue targets
-Fulfill a pre-sales role that includes providing technical insight about products to prospects, optimization of customer''s software code during an evaluation, and processor performance and implementation benchmarking
: d; Q( u' f" h4 C1 N-Manage technical accounts and champion customers’ technical issues within the company
-Primary responsibility for assigned areas and other duties as required
7 t4 O; N& D9 a3 n+ B
Position Requirements:
6 x) j( L1 x5 n+ U3 w) `-BS in EE/CS or equivalent and 6+ years’ industry and technology experience with 4+ years experience as a Field Applications Engineer or Applications Engineer
-Experience with DSP architectures, DSP filter programming
-Experience and understanding of 3G and 4G PHY (Layer 1) algorithms
-Experience and understanding of ASIC SoC design and implementation is a big plus
-Prior FAE/AE experience is desired. An MS in EE/CS is preferred. Some degree of travel may be involved, depending on location and need

innoing123

Cadence To Buy Forte
High-level synthesis market heats up as complexity and early tradeoffs become more difficult.

ranica

IC CAD 工程师

! D# Z" b! h! a( B% k2 N公      司：A famous IC company
$ ]4 d( M( w# T. Z% e工作地点：上海

$ C/ j  D- ]# r( z1 C5 X4 m职位描述
8 D8 F/ S5 K5 L9 k8 C1、IC设计研发团队服务器的搭建与管理，保证服务器的稳定、高效以及数据安全；
2、负责EDA工具及相关license的安装和维护,优化相关环境变量及软件设置，确保设计环境的正常运作，提升自动化程度；
3、为IC设计提供EDA工具技术支持及项目支持，使用perl,shell以及tcl等编写自动化脚本，优化设计流程，提高设计工作效率；
0 ]2 x4 m, D' C  T3 T/ G- @4、协助完善IC设计流程。
6 N+ [6 L* q5 U* u
7 m, [% S1 V+ [# \岗位要求：
1、计算机、自动化及电子相关专业本科以上学历；
( s! p. b6 o* z8 D* O5 b2、两年以上相关工作经验；
3、具备撰写Perl/ C-shell/TCL等编程脚本的技巧和能力；
, f# \$ z6 {( x( Q1 Y4、熟悉UNIX/LINUX操作系统，熟悉多种EDA工具；
2 L5 K; p5 f: E) u0 c4 M# ~5、具有IC设计软件使用经验或了解IC设计流程相关知识者优先考虑；
5 P: ~2 ], Y7 l$ I- @- h6. 具有良好的沟通能力、分析问题能力、较强的协调能力，以及团队合作意识。

ranica

Senior Engineering Manager
* f+ T4 W" `! C2 V: [3 D
公      司：One world top EDA company

Position Description  
6 Y) R2 i0 i- ~/ x  r1. World’s leading design companies rely on xx technologies to deliver the latest design innovations in consumer,
* y; W$ @5 ^! O- h' [/ amobile and enterprise electronics. We are looking for a strong software engineering leader to join our team and contribute to the continued growth and success of the company’s flagship products, including ADE and AMS Designer.
! w2 Y3 q0 r% l) b! a2. In this high-impact career opportunity you will be responsible for delivery of cutting-edge features in mixed-signal simulation and the Virtuoso environment, including technology leadership, team development and people management.
+ D! G; p1 K) E7 ]9 z3. You will also work with a cross-functional team in Beijing and North America to ensure that our software is developed, tested, and documented with high quality.

9 O$ D( m3 e, ?9 }4 OPosition Requirements  
Requirements:
7 m- B3 ?8 _+ u5 e( M" L1. Experience managing software development teams in the EDA or related industry
2. Successful delivery of software products over multiple release cycles
3. Proficiency with build and version-control systems
4. Strong software engineering skills in C/C++ and familiarity with Linux/Unix development
5. Excellent written and oral English communication skills

Preferred skills:
. q8 q" N+ f; h) a+ T* t1. Prior experience with analog, digital or mixed-signal simulation using SPICE, Spectre and Verilog languages
! N  @5 Q9 M, ~. G+ ~2. Exposure to the Virtuoso environment or other electronic design platforms
" p3 R- O- B% Z: K1 }3 L2 `+ L( L
Education:
B.S. or higher in engineering, computer science or related field.

tk02561

創意電子採用Encounter數位設計實現系統在台積16奈米FinFET Plus製程完成首件量產設計定案
" _; F' r7 J) x" VCadence數位解決方案協助創意電子提升2倍系統效能並完成1.8億邏輯閘SoC設計
: G% i8 r" u' j) [
台灣新竹(2014年10月21日) -全球電子設計創新領導廠商益華電腦(Cadence Design Systems, Inc.) (NASDAQ: CDNS)與彈性客製化IC領導廠商(Flexible ASIC LeaderTM)創意電子(GLOBAL UNICHIP CORP.，GUC)宣布，創意電子在台積電16nm FinFET Plus (16FF+)製程上，採用Cadence® Encounter®數位設計實現系統完成首件高速運算ASIC的設計定案(tape-out)。創意電子結合16FF+製程的效能優勢並採用Cadence數位解決方案，可讓這個ASIC的操作時序提升18%、且功耗減少28%，在其應用的系統上更可以達到兩倍的效能。
; p; @" g1 v! G9 x9 |) v9 b. L
創意電子運用Encounter數位設計實現系統解決16FF+的設計實現挑戰，包括雙重曝光和FinFET設計規則檢查(DRC)、時序和電流變異性，以及處理量要求。Encounter系統還能提供以下優點：
9 I5 v% I3 @1 y% e
/ x8 @3 p( |$ h2 z3 Z2 m; Q! ^•        正確建構、完善的雙重曝光和涵蓋平面規劃、配置、以及繞線至電子和物理簽核的FinFET流程
) ^/ E; n* Z1 U8 r: q•        與Cadence的Litho Physical Analyzer和CMP Predictor完美整合，達成可製造性設計(design for Manufacturing, DFM)
5 ?2 @4 g6 k  |$ ]6 @•        採用大量平行的多執行緒(Multi-threaded)GigaOpt和NanoRoute技術，有效掌控DRC規則和設計尺寸
•        改善SoC效能和功耗的GigaOpt先進晶片內變異(advanced on chip variation, AOCV)和佈線導向設計

• 創意電子總經理賴俊豪表示：「創意電子身為ASIC設計的先鋒，我們必須要能及時將非常複雜的設計提交給客戶，Cadence的工具和團隊在這方面提供了充分的協助。Cadence在台積電先進製程的豐富經驗讓我們選擇與Cadence共同研發旗下設計。在完成這首次16FF+產品設計定案前，我們也已經運用Cadence方案完成數個16nm測試晶片並且獲得非常好的量測結果。藉由Cadence與創意電子團隊的通力合作，我們才能達成在3個月完成1.8億邏輯閘生產設計定案的目標。」
" Y3 c6 G$ \2 w7 ]
# l4 z. J( w/ y: M7 E# p   Cadence數位暨簽核部門資深副總Anirudh Devgan表示：「Encounter數位設計實現系統的設計能為100M+高效能和低功耗設計提供最有效率的方法。Encounter系統已獲台積電運用於16FF+製程的認證，讓創意電子和Cadence其他客戶在先進製程上快速達成設計定案更有信心。」