Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3015|回復: 6

Optimization on ESD Clamp Circuits in a 0.13-μm Technology

[複製鏈接]
發表於 2008-11-26 21:58:46 | 顯示全部樓層 |閱讀模式
Optimization on NMOS-Based Power-Rail ESD Clamp3 H0 P3 T& F, u1 ^$ q  j8 p
Circuits with Gate-Driven Mechanism in a 0.13-μm
) i% f$ L1 E( E/ |CMOS Technology" U& ]! ^! k/ o$ Z+ c: |, \
, g/ J0 ~3 l. k# J9 t
Abstract—NMOS-based power-rail ESD clamp circuits with gate-driven mechanism have been widely used to obtain the
6 t* R% k/ P, g: K. G5 Edesired ESD protection ability. All of them are based on a similar circuit scheme with 3-stage inverters to drive the ESD clamp NMOS transistor with large device dimension. In this work, the designs with 3-stage-inverter and 1-stage-inverter controlling circuits have been studied to verify the optimal circuit schemes in NMOS-based power-rail ESD clamp circuits.
3 \4 U6 ^+ b6 V8 ^
; J  m! ?$ E4 \7 u$ @; f注意:内容有一定深度,初学者可能看起来有些困难。
1 x) s5 Z/ M8 Y  r4 f4 H, J
: W! M. N& V+ M' j% r
遊客,如果您要查看本帖隱藏內容請回復

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
 樓主| 發表於 2008-11-26 21:59:05 | 顯示全部樓層
IV. CONCLUSION
# L0 a$ [/ q% P7 ?The designs with 3-stage-inverter and 1-stage-inverter
+ s' }0 v$ y+ n  r: N0 Q3 N7 g" Dcontrolling circuits have been studied to verify the optimal% ?3 f* n: x% C5 t6 g
design schemes in NMOS-based power-rail ESD clamp
( I& s4 T- r4 J9 Qcircuits. In addition, two ESD clamp NMOS transistors,
4 E/ O6 l1 C) A7 m" bhaving snapback and no snapback operations, also were codesigned
. Y* S3 u& E1 J% P& ?+ W! pwith different controlling circuits to realize the$ [% O  r4 V, i0 p
impact on their required performance. According to the
) e9 a" \9 G: \- nexperiments and analyses, the 3-stage inverters can slightly
+ F7 d! F4 f, y. c* q1 oincrease the ESD robustness, but they also can dramatically
! r2 D; i* b- w9 X" ~sacrifice the mis-trigger and latch-on immunity. The 1-stage/ n8 _! U( n7 q/ H. D9 h
inverter should be an appropriate and reliable candidate for the
9 C) f4 }$ S' G% W6 w& ipower-rail ESD clamp circuits.
發表於 2008-12-7 09:38:18 | 顯示全部樓層
very good!4 ~; }7 R: P/ z" Z1 K+ Q, W, r
DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD
發表於 2009-1-15 17:54:01 | 顯示全部樓層
好東西~~謝謝這位大大的分享~~~~~~~~~~~~~
發表於 2009-7-30 10:19:25 | 顯示全部樓層
還要回復啊。希望能學到一些東西,謝謝!
發表於 2009-8-28 20:22:14 | 顯示全部樓層
very useful, Thanks for your sharing...........
發表於 2010-6-29 14:10:28 | 顯示全部樓層
正在學這方面的知識,多謝分享好東西!
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-3-29 03:10 PM , Processed in 0.118007 second(s), 20 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表