Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 13646|回復: 4

佈局年資7∼9年的你,請問你薪水多少

[複製鏈接]
發表於 2008-6-6 12:45:11 | 顯示全部樓層 |閱讀模式
僅共大家參考,投票不記名,請大家放心,結果供大家以後跟老闆談薪水用 ^_^
" x  ^5 @, T! Y' z1 T+ J/ U' X3 h0 s" W9 k! _6 x
[ 本帖最後由 jianping 於 2008-6-7 09:40 AM 編輯 ]
多選投票: ( 最多可選 255 項 ), 共有 32 人參與投票
6.25% (2)
0.00% (0)
0.00% (0)
6.25% (2)
0.00% (0)
0.00% (0)
3.12% (1)
0.00% (0)
18.75% (6)
31.25% (10)
3.12% (1)
0.00% (0)
0.00% (0)
3.12% (1)
28.12% (9)
您所在的用戶組沒有投票權限
發表於 2012-4-17 17:41:31 | 顯示全部樓層
回復 1# jianping
回復

使用道具 舉報

發表於 2012-5-11 11:05:38 | 顯示全部樓層
招聘公司:A famous IC company" h1 D2 e% Q+ j! D: `1 Y
招聘岗位:Sr.IC Layout Designer
+ h0 k" N6 k8 ]工作地点:Shanghai$ o6 D* m1 b  J) g! F8 c

& z8 Y1 `3 \8 m, K. a* Z% k( B岗位描述:$ W8 c3 t$ C5 H
Purpose: The primary objective of this role is to transform IC schematics and related design material into physical IC layout representations. Responsibilities: 1. Perform challenging IC mask design of advanced analog mixed signal and flash memory IC'S 2. Develop layout floor plans to optimize die size and circuit performance; 3. Plan and construct circuits, including critical signal and power bussing to analog layout guidelines; 4. Perform DRC and LVS verification of layout; 5. Other duties and when required.9 j) K: E5 W) I  W* u4 L1 V+ E( }
; S0 U, S. d* `+ W
职位要求:
$ W  n! A0 c: }Requirements: 1. Thorough understanding of IC layout design including use of CAD tools such as DRC, LVS and skill programs 2. Must be good at problem solving 3. Must have the ability to communicate effectively 4. Minimum of 4 years experience in IC layout. Use of cadence Virtuoso XL, Calibre Drc. Other Attributes Minimum of 4 years experience in IC layout. Use of Cadence Virtuoso-XL, P-cells, Calibre DRC/LVS Qualification Bachelor Degree or higher preferred
回復

使用道具 舉報

發表於 2014-6-24 11:56:13 | 顯示全部樓層
Sr. Layout Engineer /Staff Layout Engineer3 L0 F: v# m, U7 a

" P( v2 V0 [. w# @% V公      司:one famous IC company
% w0 I: Y" D1 V9 ~2 P1 L- ^" b+ ~工作地点:上海
8 F4 w' M2 `$ E0 s6 q# E; T% [" V, N  G# K
Job Requirements:  
5 w- N) v, q$ L' o3 ?-Work with circuit designers to build physical design floor-plan;  
' l: D& _8 a9 H6 s  l1 _# `-Complete the physical layout design with the constraints of circuit design requirements;  
& C  p, z& c; R% p5 H-Verify the physical layout design to meet both circuit design requirements and process requirements;  " n9 E" ^1 T* p' \+ w. Z  J' G
-Use the advanced technologies to improve layout design quality and efficiency.  
( V1 F* ]* @" x, Z; _6 P
- c/ e3 |2 z; P  v" R6 MQualifications:  
( f; T) A0 H8 m# Z& a2 ~-College degree (or above) in Electrical Engineering or other related engineering field;  8 k/ g$ {' ?! c8 ~$ A
-At least 4 years experience in layout design field with rich tapeout experience;  0 |8 ?6 \0 c* E' x# h
-Good understanding of basic electronic principles dealing with circuit and layout design;  ( r2 Y, [* W" S+ _% t' e1 r1 Z
-Familiar with IC layout methodologies, flows and CAD tools such as Cadence virtuoso layout, Caliber physical verification;
  y- @  v) T7 Y7 B* r3 R2 A' X-Prefer experienced in PLL and IO design  ! x' W6 l* a/ Y) k
-Patient, A good team player, Good communication skills;  
- T3 h: f7 p% H) F-Can communicate with both written and spoken English.
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-3-29 03:52 AM , Processed in 0.122007 second(s), 20 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表