Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 27279|回復: 33
打印 上一主題 下一主題

RFIC工程師門檻?要當RFIC Designer的三大條件?

  [複製鏈接]
跳轉到指定樓層
1#
發表於 2012-6-22 17:24:55 | 顯示全部樓層 回帖獎勵 |倒序瀏覽 |閱讀模式
RFIC工程師跟RF工程師的薪水好像差了不少?
% p  ]8 h2 t+ ^- f
/ J& K: W. Z' q9 J* K以上都只是入門的門票而已?
7 y( W; {- f- Y
' R: Q* {, P) f/ N- Y, A哪項對你目前而言,殺最大?
單選投票, 共有 25 人參與投票
您所在的用戶組沒有投票權限
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂2 踩 分享分享
2#
 樓主| 發表於 2014-1-16 10:21:56 | 顯示全部樓層
Analog Design Engineer/Lead
+ L% J4 w0 j6 h# W公      司:A microelectronics company" _, I8 P# T& X9 t
工作地点:深圳% }5 ], G! e2 A& t& l* \
* y% @. \9 H" T4 n$ k
Responsibility: 6 y5 i' A6 R0 {( q5 |& r7 y
1.Responsible for analog IC designs, simulations, verifications and layout supervisions.
$ A( s6 v2 g. k" U! E% \3 y* \2. Establish the analog design methodology to ensure quality and IP reuse.
% x2 ]5 I' D+ h3.Discrete IC definition, IP integration, implementation and project coordination.9 _" n2 m! I: A
4 ^' v0 k, Z  V4 V& N# Y
Requirements:  
: M2 V/ k! s: i% j1 a' q1. MS/Ph.D. in Electrical Engineering
) A, N8 h9 r; A" u' J0 t& v2. At least 5+ years of experience in analog IC Designs.  : m8 }, ?$ w) `# W, Q
3. Familiar with PLL, ADC, DAC, OP, Class D, Power Manager IC.  . @" ?& i/ v- n. S) ]0 B  E& u
4. Familiarity with laboratory equipment (oscilloscope, spectrum analyzer..) is a must.  . q5 M4 l, ~, o+ e0 X% L
5. Good team work spirit, easy to cooperate with team members.
回復

使用道具 舉報

3#
 樓主| 發表於 2014-1-16 10:22:35 | 顯示全部樓層
staff system engineer
5 N2 r. m! H$ Z! ?6 i4 q0 q公      司:A famous IC company
5 i: h& ?+ m+ |! N) o工作地点:上海
, G4 c' }/ W, @; \' i$ z4 m
+ k/ L$ p0 W; C% [/ [3 `# vJob Description:
1 M: ?/ P& I3 r3 F8 DThe platform engineer at ***will be responsible for systems DVT (design verification test) and HW design for advanced RF/Mixed signal SOC products. The work includes test planning, automatic test (ATE) development, systems DVT, FPGA verification, SW regression testing and HW designs. The platform engineer will be working closely with a world-class team of Systems engineers, RFIC designers, ASIC engineers, SW engineers and marketing personnel.. As a platform Engineer within the team you will be contributing to the development/test of world leading tuner/mixed signal chips in a dynamic, fast-paced, and growing environment. The preferred applicant needs to have extensive knowledge of RF receiver/transmitter and demodulator in system design, verification and applications.* G& {2 r; \5 {. `) J7 S
' e" y* g7 F7 b$ Q2 C7 [, b" o
Required Skills:
. {( ^6 ?) l/ E2 ~·         Systems HW design and verification test experience in one or more of the following areas: analog/RF; digital SOC test; FPGA.' `1 a' `- S# W, a
·         RF/Mixed signal IC bring-up, trouble-shoot, test and characterization experience 3 I! p# z4 ^2 w  n' }
·         PCB design skills (schematic design and extensive layout knowledge for RF/mixed signal ICs)
. g7 t6 _$ N# l3 J* a, n7 {·         Soldering skills and HW design prototype/debug skills
) G% }8 H3 I3 j$ J2 s: w. `·         SW programming skills of Visual Basic and LabView or equivalent are required.
; x5 G+ u& Z) m/ h1 ~" d) p% a·         Strong lab test skills with typical test equipment like network analyzer, Oscilloscope, signal generators, and spectrum analyzers" R7 r" a3 W  N5 S
·         FPGA verification experience is highly desired / K3 `) a9 J+ J3 j
·         RF system block-level testing (LNA, Mixer, VCO, PLL, etc) experience is highly desired
( I9 b& b' v; K% `/ R* L·         Experience with documentation (Test report, test procedures, application notes) Good written and spoken English communication skills are necessary# G4 n; n: c/ H0 X
·         Good spoken and written English communication skills
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-3 12:44 AM , Processed in 0.104006 second(s), 20 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表