Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 27281|回復: 33
打印 上一主題 下一主題

RFIC工程師門檻?要當RFIC Designer的三大條件?

  [複製鏈接]
1#
發表於 2013-9-27 14:10:16 | 顯示全部樓層
Staff Engineer-RF
* o' f+ R+ z% f8 c
8 S, [. ]  W  S  V6 G3 H2 I0 i公      司:A famous IC company
8 k* I4 G# a; s* W2 G工作地点:上海( \* a* l( O* Z2 n

7 `  n, b7 h5 P2 kJob Description:
. B7 C" p- Q. B$ BRole as RF Power project manager for Shanghai Development Center ( SDC ) 0 e1 ]! c( y. G4 n4 I$ N
May be considered as team lead if relevant team leadership experience are evident.
. k3 X7 |$ `, e2 yInvolved in installing and enforcing design rules, flow and milestones checks for SDC.
( }# @6 e0 n, `  V1 `; b$ AAble to provide technical guidances in RF Power modules designs( for example, RF Power module designs in the range of 400Mhz -2700Mhz)  and Doherthy designs./ L  h6 |1 Z# w* i. `$ C  u0 c
Driver for technical customer interface for Design In and Post Design Win activities. 4 Z  G8 ?, X0 l' j
Proactive in ensuring successful project execution ( cost, schedule and efforts ) 5 W3 Z6 S% P9 U4 `* V' X
Provide report to management of project and customer technical issues status .
) c" s2 C2 s$ D  \: |; J, j5 q5 VManage project issues with proactive tracking of issues and defining effective countermeasures. 7 [' |) p( d" j# T8 m. ?- J
Will required Hands On in PCB and System circuit design together with the junior team. , O% S( b" M6 l
Involved in Product definition of new RF Power module designs.
回復

使用道具 舉報

2#
發表於 2013-9-27 14:10:21 | 顯示全部樓層
Qualification :
5 O4 L1 b. H+ w" fBachelors/Master/PhD Degree in Electronic Engineering ( specializing in Electromagnetic Fields ,  Microwave & in RF Power )9 R- d; O4 z4 ]8 Y: W- U
1 j0 R/ @! u7 ^! K- v
Experience:
1 Q  z& C; H' c, G  Y0 nAt least 10 years of experience in RF Power circuit design and application/system development. 9 j" h5 _5 Q- \  K+ V6 @0 l4 e+ b; K
Experienced in RF power amplifier designs , Doherthy amplifiers designs and RF POwer systems development.( w0 ~, g9 ~$ M$ T* `
Experienced as project manager managing projects in RF power designs with multisite overseas development teams.: d( I; U5 O$ u
Able to translate customer requirements to specifications and to designing final products/systems according to the customer needs.& w7 K! {+ p# B: @8 ~( A
Diligent in following company design rules, verifications and milestones checks for all phases of development.
! C' P3 d# l& b9 DFamiliar and experienced in handling difficult customer  and demand on technical issues.
* r7 B' K6 p% v8 l' ^Experienced in developing the team management and interfaces to foreign management. 1 P  w: Q# ]% G8 X& ?4 F% Y
Familiar with simulation software such as ANSOFT(Designer, Ensemble, HFSS) and ADS. ; b" F- o" X: o2 |5 J
Familiar with different kinds of RF test instruments. ; e2 p/ M. T0 i! `6 e# ~* e

, ?' F" ?2 ]$ rAny Other Special Skills / Attributes :
1 F! z0 Y+ ]* @% \Familiar working in a multicultural environment . ( eg. Western cultures )
3 s. u& D8 t+ Y2 E! ySelf motivator and able to work independently.
) @2 {7 z: o; E# A$ `; M' ?7 e6 PGood communication and interpersonal communication skills.
5 p* o, Z% |( eReading/Writing fluently in English and Chinese.
. d" n0 O/ \, SGood experienced in RF test and lab instrumentations.
回復

使用道具 舉報

3#
發表於 2013-10-9 14:01:50 | 顯示全部樓層
SR Application Engineer
3 i( i5 a" |2 x& \7 E) h公      司:A leader in high performance analog and mixed-signal IC design$ y  H1 D8 g" `; w
工作地点:北京& V6 e* L' j5 B! I1 f
! V+ z" W* j+ [) b. ]' [" l
岗位职责:  
/ I0 ]6 x; f) ?( W+ j1、 与市场销售团队合作,负责公司产品的售前及售后支持,包括拜访客户,帮助客户了解并认可公司产品,客户现场产品支持与调试;  + V! h% p  w% C+ b$ W
2、 负责公司新产品的测试板卡软硬件设计,新产品的测试、分析及可靠性验证;协同生产外包部门作供应商的选择及质量管控;  
" k% g$ p4 ~& i2 G) }3、 负责处理客户投诉及产品品质的不断提升;  1 \5 `: u* u. H! i0 c7 b5 e5 D
4、 保证公司质量体系的正常运转及不断改进;  - y/ r! J3 n; B2 I+ c5 H
5、 根据芯片验证与系统要求制定产品中测及量产测试方案、建立测试环境、编写测试规程、执行测试任务、分析测试数据、出具测试报告;  
9 W7 ]% B  ^5 I2 s7 p6、 设计芯片量产测试流程,跟踪量产测试进展,根据测试数据分析产品良率;  & \0 f: i) ]" a$ F
7、 对客户应用中反馈的芯片问题进行分析解决、维护和系统优化;  6 t+ O8 E! j4 ~: ^( p$ B$ Z
8、 完成产品的中测、封装以及成测规范的制定 设计IC测试电路,应用电路的原理图;  
1 v/ e' `2 ?3 R3 S7 _: j9、 对各个产品的量产状况进行跟踪,及时解决出现的问题维护生产的正常; 针对产品特点,提出相应的可靠性测试方案,并负责测试任务的实施; 对生产过程中和客户使用过程中确认失效的产品制定失效分析方案; 总结实际工作积累的经验,提出适合公司产品的测试规范。
回復

使用道具 舉報

4#
發表於 2013-10-9 14:01:56 | 顯示全部樓層
任职要求:  3 n& `7 x+ Z) g' P
1. 本科以上学历,电力、电子、通信、工业电气自动化、计算机硬件等专业;  * k* ?- j9 ~2 f6 b% }) @! o  q
2. 具有4年以上半导体及相关行业从业经验;  
0 `( A1 A9 ^! B0 h3. 具有无线通讯基站、直放站、安防监控系统、光端机开发经验或相关市场半导体集成产品技术支持经验者优先;  7 w: T5 j; o' Z
4. 具有工业、医疗及仪器仪表等相关开发经验或相关市场半导体集成产品技术支持经验者优先;  + F$ p: _9 K- o1 T
5. 从业集成电路IC测试行业并具有IC测试系统开发经历者优先;  
" M' c8 M1 k$ Z6. 了解当前IC测试系统的行业背景及技术前沿,并掌握相关核心技术;  
) U3 B0 B" q/ y7. 具有丰富的模拟电路设计经验,有模拟及混合信号器件的研发经验,具有高速模拟及混合信号集成电路测试系统的开发经验优先;  3 _; K/ }6 `- v2 }
8. 具有CPLD、FPGA的应用经验,精通FPGA编程及器件仿真等开发经验优先;  # s+ [: d7 S; ]! X6 x, C+ P! ~9 S1 e
9. 精通Visual C、Visual Basic 编程技术,精通MATLAB、LABVIEW,有上位机系统测试软件开发经验优先;    l+ k* j4 T0 i# s$ n9 d
10. 有熟练使用网络分析仪, 频谱分析仪,函数发生器,逻辑分析仪,示波器等试验室基本仪器设备经验优先;  
9 Q2 {! J: B$ T11. 优秀的复杂事务应变能力,能独挡一面,有支持销售团队的经验;  5 I, y" t7 v9 {5 \6 y  x
12. 优秀的沟通和谈判技巧,愿意承担一定的压力;  2 i9 a3 o9 k) K7 a+ F1 y
13. 性格开朗外向,良好的人际交往能力,良好的整体协调能力;  # u2 G; E1 ?+ ^8 \
14. 良好英文读写能力;
回復

使用道具 舉報

5#
發表於 2013-10-9 14:02:40 | 顯示全部樓層
SW Support' f% L/ X2 W  ]* @: H
公      司:Leading local luxury woman's clothing company
. z, \& L1 C0 v4 f工作地点:上海
. T; J  a5 ~" ~5 k$ k/ y8 s  z" P8 z' s  x
Responsibilities:  9 v, K- j" r. V! K
  The job mainly response for:
; _0 r/ j( a9 l* ?# C6 [% P- T  * Daily support of China IMG customer with  based SoC design. Answering technical questions regarding to  products including: simulation,  SoC bringup, OS/Linux bringup, Android. Troubleshooting problems that customer has got during the SoC design, bringup and product integration. Tracking customer project status.Travel needed to resolve customer critical issues on site. ) {- Y0 E; G) c5 w7 M8 X- e9 e
* Training Customer with  IP technologies, Write Application Note for customer to  use products. / ]6 B( v6 M' Z5 ^
* Feedback customer engineering issues, ecosystem issues to Marketing/Engineering/Sales    i# t8 }& v3 V
* Support Sales/Solution engineer with technical evaluation of  products.
4 ]' k: }9 N. `9 z/ v: X; U" y# b1 P: s( N6 r
Requirements: ) a9 u8 n4 L+ Z% e% s( Z
Strong background in Computer Architecture, understanding of RISC architectures and programming model (MIPS architecture prefered)
- A4 ?0 n' _( w% [ 5+ years of software development with C/C++/asm experience is a must. Understanding Linux kernel and its architecture dependent implementation on at least one architecture. (MIPS prefered). Familiar with at least one RTOS.; A7 q2 g# O- \6 c- b  p
Familiar with GNU tools, knowledge of JTAG debugging interface. 0 J2 d( B2 Q2 @# a. f
Extensive knowledge on various technologies like networking, web, virtual machine, binary translator runtime middleware, Android.
, s% ]+ }9 x: m9 B Fast learner. Self driving, be able to work both in a team or individual.  
7 q4 n4 M% b7 `8 K/ P English for both speaking and writing
回復

使用道具 舉報

6#
發表於 2013-10-14 15:55:59 | 顯示全部樓層
Product Engineer-芯片物理设计
3 |& W- M* S# [7 ~! L公      司:A famous IC company/ H! V7 `4 H1 s( J- N
工作地点:上海2 j# w6 b; @- p
0 ?0 h: p2 [/ R) j2 p6 h
Position Summary:  
- g: t/ U* t7 K! fDevelop andmaintain co-simulation tools for IC-package-PCB power and signal integritysolution
3 w+ n& k6 ]% T  q* z1 }) vEssential Job Functions/Accountabilities: 7 S6 `+ r0 O3 E+ e5 g: A7 P
1. Customer Support
' C& o1 ^% K$ b7 S3 O: P2. Function Specification 6 K" k+ `5 q9 V  L  x7 i4 k' o2 r
3. Bug/enhancement Testing * H" [! C& x* e& Q! j
4. Manual and Application Notes Documentation
' Y: u3 O3 E6 g# I
( z# \$ |1 Q9 S/ FMinimum Requirements/Qualifications: " S2 h! J9 t8 X/ h, }
Knowledge in VLSI designs and electronic circuits
8 d' A# N+ l! y% z3 e- j Experience in back-end place and route design flow ' G4 ~& Y2 s( V1 h  y% J: D
Experience or having some knowledge in front-end RTL coding
! `$ j) `5 i9 P7 H- Y1 a Experience in using EDA tools in some of the following areas:
8 n* {. U4 ~0 i2 e     - LEF, DEF, GDSII 6 g- r, T. f0 I; N- E1 [
     - Liberty, Static Timing Analysis
  M4 R% O3 `0 Y2 O* A     - Parasitic Extraction, SPEF/DSPF 3 V4 o1 [$ O% d) w, j  n4 P' E
     - Spice simulation 4 r' m7 ~- B( r5 {! D: x$ p4 ~
Computer programming skills using Perl or TCL.
/ z. X5 T9 |2 w0 Q( y3 J/ D0 U Good communication and problem solving skills. 7 E. c; \/ w2 x+ N
Team oriented with a desire to learn.
- Y" k. R" \/ m- J6 { Able to work independently at various levels of sophistication 6 ^' s, ^' h% m  ~% E' z% [
M.S.E.E. or above. Must have at least 3-year related working experience 7 T3 q/ @; Z- Y/ U1 z
Non-Negotiable Hiring Criteria:
回復

使用道具 舉報

7#
發表於 2013-10-14 16:08:49 | 顯示全部樓層
Electric & Communication Engineer
9 @! R( w" {7 S( O& t' \3 l: H7 u
+ T7 |! l6 y, F) I# A# c4 u公      司:A famous European IC company
( p+ Q- a: @& ?2 |3 C" J工作地点:无锡) J* Y- S) Y3 ], Z- Q) @

3 ^' C6 g6 {* g' B# W( b% fRoles and Responsibilities:
0 _0 a6 |% h) |. ?+ [- Set up and maintenance telephone system with help of QI.  ( X( o+ h4 q- m1 k
- Keep both inside and outside equipment in good condition.  
( }9 {& ]7 ^  N* g$ X- Reset up the communication equipment according to the requirement. If necessary, arrange the post, transport and other things. 9 Y4 f  B1 K9 E8 j& r
- Plan, develop and maintain fire alarm system and plant security system  & d8 E: V0 i  P9 c/ x5 u
- Decide the telephone system with help of QI.  7 C8 K! F0 J1 u: U9 M9 \
- Call outside service and control the cost.  
: ]7 l: ^' T3 c( x6 m- Make maintenance plan and budget plan every year.  
6 d" j: t8 K* v7 U- Q3 W8 k. X9 @$ e: b% V3 s3 I! d8 i: W
Qualification:
+ x7 r0 v* I6 {2 l1 J) s- Bachelor or above of electron-communication.  
' Y6 h  W! w" b- Good English skill (reading, writing and speaking.)  
  Y3 Z& d' O" B' M: Y- Two year experience for relevant work.
回復

使用道具 舉報

8#
發表於 2013-10-14 16:09:29 | 顯示全部樓層
Maintenance Engineer# t* F% ?2 O1 ?2 H( |9 T6 O
% s, s( S9 P" I3 n
公      司:A famous European IC company
2 U9 ]& Z0 o2 E0 o2 ^" x* [/ }+ p6 {' p工作地点:无锡
7 k5 m3 R4 v2 \6 K0 t6 C1 M8 i! G
# K, |7 J! h5 \8 C) }' ~Roles and Responsibilities:
  I7 m" W9 h: ^/ c7 ]- Responsible MAE maintenance structure construction/updating, and lead its implementation/confirmation(TPM with 4 Pillar: Autonomous maintenance; trouble shooting; Preventive maintenance; MAE improvements) 1 R* c' w* d+ b% o
- Responsible MAE spare parts structure construction/updating.  
+ v& W3 Q& o/ _9 H. k4 l- Leading the key malfunction analysis and create the maintenance report; Guiding maintenance technician for trouble shooting( 7D per week, 24H/Day consulting available for critical on line trouble shooting). ) d: ^7 ^7 b" d/ p7 V
- Maintenance competence build up and documentation, supporting of competence distribution within maintenance technician group(like hold training). % p3 O' f$ E3 }, ^: h
- Create and maintain the technical communication with MAE supplier/ lead plant/ maintenance service supplier ' I0 f0 v5 t( h, H
- Working with TEF3 KPI project like maintenance cost reduction and technical loss reduction. / g: X3 ?) Z$ {8 Q
/ a+ d. t  q6 O2 W+ R
Qualification:  
- l8 f  z. @$ g: @& t- Bachelor or above with mechanical/electrical major.  : @; L. u$ h  `% v) i
- Good English speaking/ reading/ writing. Better German as second foreign language.  + p. Z, m2 O) d) A$ c  O
- 2 year or above working experience on maintenance area
回復

使用道具 舉報

9#
發表於 2013-10-30 14:14:38 | 顯示全部樓層
analog engineer/ g3 {) w  z0 C' \7 K1 N9 C

* X- o, b& Y0 Z公      司:a top 15 semiconductor company
3 ^8 ?/ u! p( J5 }工作地点:上海$ r. C: [* w5 C1 Q* O, r  o! @

$ h" {6 t4 `: J$ n* o1 H% p0 ^Job Description:  
: t2 q3 m4 ^5 {6 B7 nTake charge of Key IP development for analog/mix-signal IC design project ensure the quality; ! v: K" i+ ]2 w6 U! P
Provide technical guidance  to layout; application and evaluation teams;
* ]4 K0 u/ `* C  f" [9 IEngage with the whole project team to understand the product requirements/block requirement, and provide insights of the technology trends;
) I) p0 {8 O2 X9 V+ CDeliver the design documents including the design SPEC, review files, evaluation plan
" a, G. l- F8 M0 O7 v! ~" Z3 Y- S9 lCapable for debugging and bench evaluation , ?1 `6 b' Y- y$ x
1 [/ k) P( {& t  Y- Y0 {
Requirement:  
' F# E; j5 w* U% NSolid understanding on analog circuit analysis, verification and IC design technology ! f/ [# c& t0 e9 |5 O5 I
Experience using analog simulation tools  
& k0 Y& j  s3 c/ t' GGood silicon debug capability
& h& i' x9 u/ @9 @! r8 ZExcellent verbal and written communication skills  
1 \8 X& S9 [9 i/ H; KAbility to work effectively within a team environment  ! c: C1 F3 u6 N& d
  
+ r' b0 K6 }. EQualification:  
* N8 C2 E" Q" W. |0 \. o/ F8 LMS degree with 3+ years experience in IC industry
* ?5 V$ c) p3 bADC related products experience is preferred
回復

使用道具 舉報

10#
發表於 2013-10-31 13:51:02 | 顯示全部樓層
Senior Design Manager$ g% H, Z* \, E) B; h
/ E( O, h$ k) s& s# y4 ]$ U
公      司:A famous IC company
. E6 y9 Y7 n( G9 w& v工作地点:上海' k0 r! x3 n7 q, r, c  j

5 c8 U& O& }+ _% y2 QDuties    a1 X1 R* T* |* U( B+ w
        Analog IC circuit design, simulation and verification  
4 i1 Z5 [+ J/ ^8 Y$ ?. a' G        Design analog products and blocks such as high current, high voltage DC-DC etc.  , P% v: @2 o2 @% ?! w
        Design of the switching power IC, Charger, Load switch etc.  2 e# v$ w- ~) J% o
        Evaluation, simulation and analysis of power architectures and circuit topologies  
- K6 _9 h% R( V/ a8 g0 ^1 w        Mixed-signal circuit design, verification  ) @. H: Q3 z$ \$ }
        IC layout including floor planning, DRC, LVS, and LPE  
$ {* ]5 v% C  E  N9 u: ~        Work with application and testing engineers to define optimal characterization and testing solution  
! B8 x1 {3 I  f' g9 g7 y        Work with product definers and product engineers in full product development flow  
0 a2 B! I# P" L3 z9 h        Work with product line to coordinate/lead projects, accurately scopes out length and difficulty of tasks and projects. Establishing clear directions and set stretching objectives
! V2 Z) F3 v! E        Building and creates strong morale and spirit in his/her team.
回復

使用道具 舉報

11#
發表於 2013-10-31 13:51:11 | 顯示全部樓層
Requirements  9 l. V( R0 b2 I9 L9 l  k
        Minimum 10 years direct DC-DC IC design experience, with MSEE or above degree  . I2 x, j- E8 l* f( ^
        At least 5 years  leadership experience in leading a mid-sized team  
' S) `; N2 |5 M) }+ Q1 Z. h        Strong knowledge in analog CMOS and Bipolar IC design  
  g8 @7 y' ^) a2 L4 s        Working direct experience with switching power supplies, DC-DC converters, Battery charger,  and their various topologies  * }9 J- I) s5 t4 X" D2 z& S# ?. Y" E
        Theoretical understanding of the power electronics, switching power supply topologies  
8 P  m$ ^5 [% G4 d, k2 z: k1 n        Prior experience with power management related IC design a strong plus  
# j  X; f: ]" q3 m" T7 [5 A( k        Knowledge in analog IC layout  2 x4 m; x; f5 [$ o& a3 x
        Matlab/Simulink/VerilogA or other behavioral simulation expertise a plus  
( V1 y2 P# }; M7 _  Q        Result driven and can effectively dealing with ambiguity  / Z4 K% E( ^4 G
        Excellent written/oral communication and presentation skills.   
6 K. H0 p+ B: V2 v& D        Understanding others, picks up the sense of the group in terms of positions, intentions, and needs, what they value and how to motivate the group.
回復

使用道具 舉報

12#
發表於 2013-11-13 14:36:20 | 顯示全部樓層
Staff Analog Design Engineer
4 d# l: x. Q0 z* h6 Q公      司:one famous IC company
! U7 N$ o" d& H/ }1 x工作地点:上海: }; ^$ V1 M+ S7 A

# E, e3 v) o5 L& g/ X; PResponsibilities:  ; c9 r, P) |+ L, K. b% `
--Work with design team for new product development & assist layout designers with product layout, conduct lab experiments and bench testing and evaluation;$ \! j% `1 h: O2 L- Z. e' q1 ^
--Support test & product engineer with chip debugging, failure analysis, characterizations and product release efforts. Assist vendor to support ongoing product development. 5 g" b9 N( s# a+ A" K

8 L! _' T2 T  a: p1 H9 tQualification: # E  A. l4 r: t- w! m* T
--Minimum BSEE/MSEE preferred;
- F" n) |5 d1 L7 ?--4+ yrs. of experience on analog IC design area;
% t5 Z. G/ D+ G3 b0 V8 ]+ {- D--Knowledge of MOSFET physics, semiconductor process and layout;
* L" x. i- ~% o  U, a, I--Experience in analog blocks design, such as voltage reference, opamp, comparator, etc;
( }. Y& c' y: j8 L& m- F--Experience in PLL design is must to have; 1 Z( W6 C' r  Z
--Familiar with CAD tools, such as schematic capture, SPICE simulator (or equivalent transistor level circuit simulator) and Virtuso;: K( q' z9 E  b* R3 U
--At least one design finalized in silicon preferred.
回復

使用道具 舉報

13#
發表於 2013-11-13 14:37:57 | 顯示全部樓層
analog engineer4 u5 ^6 B& A) q* ]
公      司:a top 15 semiconductor company# p- k1 K0 n" f7 e
工作地点:上海/ T) [9 F, o6 r0 c2 Q* _' j
1 b) X" |# j  j
Job Description:  
" m$ D& U2 S3 g$ B0 o5 c$ P+ bTake charge of Key IP development for analog/mix-signal IC design project ensure the quality; 3 d! b7 x/ A; `( a$ v3 [
Provide technical guidance  to layout; application and evaluation teams;
- w" n( _8 n. y) s1 l2 a  a- [Engage with the whole project team to understand the product requirements/block requirement, and provide insights of the technology trends;- @# j$ i9 x7 q- F3 q0 f
Deliver the design documents including the design SPEC, review files, evaluation plan
7 ?. k. ~2 ?' aCapable for debugging and bench evaluation
7 r$ i1 l. m( h; i
- Y6 o% b; T# r8 m9 g8 a& e6 v: \Requirement:  3 g0 _2 A! [8 j7 |
Solid understanding on analog circuit analysis, verification and IC design technology ' Y5 f: e* j* R+ v
Experience using analog simulation tools  2 j# P) @3 a6 W; e# L3 {
Good silicon debug capability
" h* |) J. [4 l$ L1 m- _. VExcellent verbal and written communication skills  ) J$ {4 n* _7 y: q9 [( |0 K
Ability to work effectively within a team environment  
; v/ d  m- P* Q  % D+ ]+ Q0 }4 C6 p( J
Qualification:  
) P0 x9 b9 K0 I% DMS degree with 3+ years experience in IC industry 0 h2 t+ A+ u5 Z) t% |
ADC related products experience is preferred
回復

使用道具 舉報

14#
發表於 2013-11-26 09:33:15 | 顯示全部樓層
analog engineer
% g- S; s; N& W8 |) X2 p% }
; Q- w5 ~) L" w3 q0 Y% Q  a- j# P公      司:a top 15 semiconductor company
9 E# k; t# z3 s% P/ {工作地点:上海  m: s! g4 [$ r0 n

. G* }: M2 d" A* @: }' D* qJob Description:  
- h5 D/ H5 r/ U7 ?8 j- nTake charge of Key IP development for analog/mix-signal IC design project ensure the quality; . v) g9 C: F" s4 g6 I6 S6 a
Provide technical guidance  to layout; application and evaluation teams;
# H' C: h- X$ y# R! m4 ?- I5 LEngage with the whole project team to understand the product requirements/block requirement, and provide insights of the technology trends;. a" x+ o3 y. X
Deliver the design documents including the design SPEC, review files, evaluation plan
% w* a8 }3 x' a6 T6 A# JCapable for debugging and bench evaluation % b, e" a. p9 C2 _
) L5 T2 h0 R, E" `5 S* q/ ?
Requirement:  
( s" G. g: y" [4 x  Q1 q7 cSolid understanding on analog circuit analysis, verification and IC design technology
& R; N" [  [% i, L- m- |) xExperience using analog simulation tools  
! Y4 O/ J, I' p5 }Good silicon debug capability
  U6 g4 }' x9 HExcellent verbal and written communication skills  
6 h! m2 z; a# ?Ability to work effectively within a team environment  
5 `: J2 s( g8 R) T* W  ) a) r* e% k8 L" E+ M5 W9 \" C. ~: a7 T
Qualification:  
5 `! K* x0 q; Y: F2 j: c% I' f$ W) tMS degree with 3+ years experience in IC industry
: L) Z' ^, R4 P4 hADC related products experience is preferred
回復

使用道具 舉報

15#
發表於 2013-12-10 14:51:30 | 顯示全部樓層
模拟电路高级工程师: r8 `$ g' \( a* m
公      司:A Chinese integrated solution supplier
  }. S/ }+ m- q. Y& D工作地点:深圳
! Q' R8 B7 ?- L9 T' P  r3 O
( `# ?. E" G/ A+ Y岗位职责: $ Y/ P5 f- _4 ?, `3 N
1. 微弱信号检测电路研究;
: ?7 _8 E) f. |) K" z& D2. 芯片方案原型平台设计与调试; 1 C8 o6 T# s/ K

& n3 }4 d$ Q1 y  o; W, [任职要求:
8 U  M: Z" q. m% v$ |+ z1. 本科及以上学历,2年以上相关工作经验;
" j: t, i) J" |2 J4 _2. 通讯、电子、自动化、物理或数学专业; * b$ c& W! a* Q  f4 \; D' P% m. ^  j: a
3. 思维灵活,有创新精神;
回復

使用道具 舉報

16#
發表於 2013-12-10 14:52:00 | 顯示全部樓層
资深硬件工程师
- T! J& W; b9 I$ T& p# l% L公      司:A Chinese integrated solution supplier8 m  @2 a, d# C/ p+ x7 G2 Q
工作地点:深圳
# x" q+ N2 c4 w' l- c) v3 Q' ?
: g  E3 g3 e$ {职位描述: * F! f/ u  b( O' t
1.    电容屏触摸方案硬件应用设计,硬件应用问题分析及解决; # O% w$ `3 C+ K, |0 C- ]
2.    触摸传感器分析及研究;
8 U2 l4 c( Y3 c0 ^3.    日常团队协调及项目跟进工作。
/ S6 ?0 K, o: l: K" V2 W
7 h1 T# u) I6 x8 U& U# p9 a1 ?2 C5 i任职要求: 3 A6 {" u7 r( [0 w0 W8 J# Q) @1 D
1.    微电子、通信、自动化、数学、物理等相关专业全日制本科以上学历,3年以上工作经验 " M# u; [; A) ]# ~! E" w
2.    具有良好的模拟电路与数字电路基础知识 $ k2 o0 R: F% s9 `5 P/ O: W
3.    具有信号与系统,数字信号处理等专业背景尤佳
3 P2 X. K( i5 g) R  i4.    工作认真细致,主动性强,能承受一定工作压力,具有良好的语言和书面表达能力
  ^7 t/ F" y) |( k5.    英语四级以上,可熟练阅读英语资料 9 G0 ~2 \0 F6 O& m* v
6.    满足以下任一项目者可优先考虑: ! w2 T" Q* ]8 E7 W! v8 g4 c3 n
1)    从事过电容屏设计分析工作
; {* s+ g" ?+ s2 H2)    从事过微弱信号检测与处理工作 " s2 _0 h) S1 ]; D3 A
3)    熟悉FPGA/嵌入式系统工作原理并做过相关开发工作
, f- y% n0 x% u3 ~- I4 l7 V- e- }4)    使用Matlab/Simulink做过电路/信号/控制/数学建模与仿真 ' q/ i/ T" |( r0 V2 r- D1 A  w
5)    使用SPICE类仿真工具做过电路建模与仿真
回復

使用道具 舉報

17#
發表於 2013-12-10 14:54:06 | 顯示全部樓層
Principal AMS Physical design engineer. l6 _% N4 e& r3 G) x
公      司:One world top EDA company# {2 v6 \7 D; ?/ N2 b
工作地点:上海$ M. q$ M# ]1 W6 n) G
4 T' G$ [7 e3 d0 Z/ \
职位描述8 ?& I) @( `/ f9 E6 A
Skillful capable of physical design of Analog and mixed signal area: Matching sense from transistor, Resistor and capacitor, Power and Ground coupling, Signal path from Differential pairs, etc, if knowledge on digital blocks P&R prefered.
3 T4 x! e3 S. p( N/ [1 Ndepth knowledge and hands-on experience on AMS CAD support, such as write Scrips to support PDK(pcell, call back), ams back-end stuffs, including Skill language, Perl, verification runset improvement etc  7 b( B5 h. F+ n1 {/ r4 v
Proficient with xx layout tools specifically Virtuoso XL and Assura (xx 6.1 experience a plus)
& y( }7 R) c$ [; K% y2 yexperience in 65 nm and below analog CMOS layout, verification (DRC, LVS), and top integrated tapeout to foundry
0 R  F9 y# X6 o! R! E& W. Mability to coordinate with the other analog IC circuit layout,  ensuring robust, efficient, consistent and successful delivery of analog IC circuit layout.; r9 @# r* h9 k$ S  n
fundamental understanding of IC design technology and process/methodology  $ k: T: @  H- s/ I2 L* u- B
skilled in Analog IC top level chip assembly including floorplanning and block layout ; ~' D  j, V3 T
edicated experience on key macros is prefered: SerDes, High speed/high resolution Data Converters; High Speed PLL''s; Low Noise Design;
- L+ G. x, o, Ehands-on experience conducting DRC/LVS analysis and recommending appropriate solutions 8 W$ v5 `8 Q) F; q- o
solid understanding of IC design technology and process/methodology in AMS layout) \# R. F1 B  e: O0 j- k5 {

# M. M/ g# ^( P  \& [Position Requirements: $ u+ p/ A( Y; e4 F# @
BSEE degree with >6+ years of applicable experience in advanced analog and mixed signal design industry. Essential that the individual demonstrates strong communication, verbal and written, and project management skills. Requires very good communication skills in English and Chinese.: d: }0 b6 U6 U* E
      $ C% X" o5 t. z7 h
Company Info Type:
  j- O! M0 z" v* m# N+ C+ l5 l6 ] Global Default
" D9 ?) A8 ]. o, S6 n2 @* H' k  # R, c- H. x6 V
Company Information:
& ]2 b" M+ }1 N, i. R xx is the global leader in software, hardware, and silicon IPs that is driving the transformation of the electronic design automation (EDA) industry. This application-driven approach for creating, integrating, and optimizing designs helps customers realize Analog & Digital ICs , System-On-Chip devices, IP and complete systems at lower costs and with higher quality.
回復

使用道具 舉報

18#
發表於 2013-12-17 10:07:57 | 顯示全部樓層
RF PA设计工程师
$ z& e/ R7 U) ]! m4 R公      司:a fabless semiconductor company
; M6 s6 Y; w& v% {) E, J" L2 }+ ~工作地点:北京8 ^; C1 d" o% _- g1 l
0 X  T8 d6 l0 o, V0 A
职位描述:RF PA/Switch新项目研发  4 P! I( _, Z8 U/ M/ E# i8 D4 x
职位要求
" S$ b+ Q' ~9 f0 K, v  T8 W  
- \8 P+ \. [3 X: k- i# P8 s1 O. g射频大信号集成电路研发经验,熟悉半导体(Si,GaAs,GeSi等)工艺制程;  
  p" B8 |/ V" m* F( ?) X相关知识背景:微波射频/电磁场、模拟电路、信号与系统、通信系统;  
, V  t4 j7 i2 K' v熟练应用常用设计软件(ADS,Cadence)及常用测试设备(VNA,SA):非常看重射频实验室动手能力,射频测试中分析和解决问题的能力;  
; c. k& }* [& N; r: P5 Q熟悉射频发射机前端架构,了解各模块指标要求,若对前端架构有独到见解,加分;  
7 B8 p) t3 |  O2 w3 i$ z3 v- `若有CMOS/SiGe/SOI PA设计经验、新结构PA设计经验,加分;  3 D* Z$ x3 I5 ^! q' i
若有高效率PA、高线性PA设计经验,严重加分;  
# ]1 ]' z+ G7 T0 h" j5 @5 B0 S若有关于多模多频段(MMMB)PA的新结构、新想法,严重加分;  
0 i8 }$ W0 U$ @( B) h% j4 }) H若有RF MEMS、Tunable Impedance Matching、先进封装技术等相关经验,严重加分。
回復

使用道具 舉報

19#
發表於 2013-12-17 10:08:37 | 顯示全部樓層
无源器件/结构设计工程师# _) [# p- ~1 a; l7 e
公      司:a fabless semiconductor company' C" B4 Z6 h- P: k# P
工作地点:北京
- f5 V1 ^7 t$ f1 F; N' v
5 B2 k# u8 K: G/ ~) a4 m职位描述:RF PA及Switch产品中所需无源器件/结构设计  
& o9 V$ K! g" P6 b" q- c2 B4 Q! }% f
微波/电磁场知识背景;  # k& c/ a* _4 J! G: _  b, H3 R
射频无源器件/结构设计经验,包含但不限于:集成平面/立体电感、电容、耦合器、Transformer、Hybrid、功率分配/合成结构等;  8 a) [' d/ K- _# C( v
了解LNA、PA、Switch等射频电路的工作原理;  ( `$ r1 }  [' b
熟悉常用设计软件(ADS,Cadence)及常用测试设备(VNA,SA);  ! r: s" t* f5 Z, d2 Y/ }
若有SAW、BAW、FBAR滤波器的开发经验,加分;  $ {* E. e% \& h5 v3 G0 ^
若擅于专利分析、专利申请撰写并熟悉专利事务流程,严重加分。
回復

使用道具 舉報

20#
發表於 2014-2-11 14:50:49 | 顯示全部樓層
staff system engineer1 T% U# ^4 a8 P6 u
公      司:A famous IC company
9 K: ]* c' ~4 w$ u' b$ T" e工作地点:上海; q  n" P$ x" z2 A8 J5 T
. _2 g* J# I2 \) c2 D9 y
Job Description:
. i1 k$ l, Q! R! z6 I! LThe platform engineer at ***will be responsible for systems DVT (design verification test) and HW design for advanced RF/Mixed signal SOC products. The work includes test planning, automatic test (ATE) development, systems DVT, FPGA verification, SW regression testing and HW designs. The platform engineer will be working closely with a world-class team of Systems engineers, RFIC designers, ASIC engineers, SW engineers and marketing personnel.. As a platform Engineer within the team you will be contributing to the development/test of world leading tuner/mixed signal chips in a dynamic, fast-paced, and growing environment. The preferred applicant needs to have extensive knowledge of RF receiver/transmitter and demodulator in system design, verification and applications.5 L% G& B0 x& c8 M1 d, a1 U
7 Y2 n3 Y& ?- M/ e1 ~
Required Skills:
9 P) G7 E8 N9 m: F3 \6 L·         Systems HW design and verification test experience in one or more of the following areas: analog/RF; digital SOC test; FPGA.
( O- h" E- g- }·         RF/Mixed signal IC bring-up, trouble-shoot, test and characterization experience - `7 V, H# P  e% f0 j; M9 M
·         PCB design skills (schematic design and extensive layout knowledge for RF/mixed signal ICs) . u* M- z+ s( K  _+ e  i
·         Soldering skills and HW design prototype/debug skills : j5 c3 V7 i6 l. \$ |* e' |" S1 \2 l
·         SW programming skills of Visual Basic and LabView or equivalent are required. % G; k4 [8 w! w, h' i
·         Strong lab test skills with typical test equipment like network analyzer, Oscilloscope, signal generators, and spectrum analyzers
8 a; m- q1 k. R& _& X·         FPGA verification experience is highly desired
- z5 H3 w6 s, n$ M8 s! N& m4 z·         RF system block-level testing (LNA, Mixer, VCO, PLL, etc) experience is highly desired
& I; z) T  q# w; ?/ A# j·         Experience with documentation (Test report, test procedures, application notes) Good written and spoken English communication skills are necessary
! L0 n) [  k' L$ m·         Good spoken and written English communication skills
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-3 03:00 AM , Processed in 0.125007 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表