|
2#
樓主 |
發表於 2011-11-9 09:11:23
|
只看該作者
Agenda | Time | Topic | Presenter | 09:00 ~ 09:30 | Registration | 09:30 ~ 09:35 | Welcome | Apache | 09:35 ~ 10:20 | Message from Apache and ANSYS | ( b' J$ E% g w, l }+ E5 d
Andrew Yang, Apache
+ C! f5 L- L- Z/ Z9 `Chuck Yuan, ANSYS | 10:20 ~ 11:05 | TSMC Keynote | Dr. Bing Sheu,TSMC | 11:05 ~ 11:50 | Power Artist RTL Power Estimation Experience Sharing | Steven Chen, Broadcom | 11:50 ~ 12:50 | Lunch | 12:50 ~ 13:20 | Apache Product Overview and Update | Dian Yang, Apache | 13:20 ~ 13:50 | ANSYS Electronics Product Overview | Jack Wu, ANSYS | 13:50 ~ 14:35 | Coalition of Chip Package Co-simulation to Fortify System Level Power Integrity | Ricky Yong, Mediatek | 14:35 ~ 14:55 | Break | 14:55 ~ 15:40 | ASE/Apache JDP – A Novel IC Design Platform for 5 D: \( N3 h/ Z0 _, u/ Y
Dynamic Power Noise Validation with IC Package Model
2 l. h0 z5 a o' ] | Dr. Chen-Chao Wang, ASE | 15:40 ~ 16:25 |
6 N+ X; r# [' h& O& h& P8 g' ZDesign Challenges for 28nm and Beyond | Henry Lee, Apache | 16:25 ~ 16:45 | Wrap-up, Lucky Draw |
※ 備註: 主辦單位保留變更議程順序、內容及相關事項之權利。 |
, ^, d4 T5 |! y8 E3 @# z
4 T4 |/ \' f" J1 E$ i* ^" {3 [+ ?9 @, B1 f& a6 E8 F9 x2 `
) U2 j/ _3 a4 W! W! L" M, F( O參加研討會,還有機會抽中Apple iPad2唷! |
|
|