|
FPGA and ASIC prototyping of Signal Processing algorithms with MATLAB and Simulink
3 c' Z, k! z3 ?Frank Liu, Communications and Semiconductor Industry Marketing, MathWorks Inc. 26p# B! `! j& p, w$ k1 i
2 f; P- @% \6 d5 @. r
What You Will See In This Session% d; x3 J u! T8 v& G$ [$ A
2 V) U" R W; ]- Y& ^, z5 NIntroduction to Model Based Design For FPGA and ASIC8 w/ g! i: a% _# w
Case Study – Audio Equalizer/ A2 n" y; }! a, ~, p' v
Fixed-Point Modeling
8 y& A8 @" i2 t( c0 J6 IHDL Code Generation
7 M) C* ~ V6 L# y- v) S' aOptimizing For Speed And Area
7 h- ^9 H$ [& G8 m0 YVerification: HDL Co-simulation And FPGA-in-the-Loop* y& F1 d: W9 s8 x) x; Y
Summary And Next Steps
' ]' B- `: ~. T* p
& s: V8 e3 [; j9 t' Y! W+ Q6 f8 g' h0 ^3 _: H8 q! {6 q, j& g9 V
+ T# ]' V! R/ V" p+ a" N, d2 |
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|