Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 32353|回復: 46
打印 上一主題 下一主題

[經驗交流] 台廠有哪幾家有設IC Design Quality Manager職務?何者最難?

  [複製鏈接]
1#
發表於 2014-3-11 13:09:36 | 顯示全部樓層
Product Engineer
6 Q: B( q1 E) t! P( N' h公      司:A famous IC company
' c% i2 S' x" m6 ^' d2 z工作地点:上海7 \& i# f7 v4 S# d: [
4 ?" D8 I' n" ?* T3 L
职位描述
$ J& w' Y/ J* E$ S% [: u Ideal candidate will have completed BSEE , with 5 to 10 years experience in Semiconductor field.
# d5 R' L8 x+ s* A" n
4 S+ [8 N* v+ o  R0 s) l  d% ] Candidate should have strong oral and written communication skills -must be english speaking.
/ ~; g" E, R0 v8 T  W7 H, C, K9 ]6 c; v' @
Candidate must have demonstrated strength with analog circuits, and familiarity with typical lab equipment such as scopes, DVM’s, curve tracers, and function generators. Strong bench skills are mandatory.! F; U( d) Y7 b2 O: ?, g+ Y: |

; a' F1 W1 j+ G$ y. A& F! Y2 H Ideal candidate will also have ability to debug IC’s to component level from design schematics and plots.
+ N3 W+ s' {# D. B
3 P: B/ ^8 a6 i1 Q8 l0 v8 Y$ V Failure analysis background is a plus.
% I8 L/ B5 n* f' n
7 A4 i% G0 c- {7 h% x$ V' o Candidate must also have ability to follow documented procedures, and must be able to work independently. Individual will report to management team in US.
7 O, B- e. X8 g! R* l3 m5 s8 H8 F  U3 Z& Y
Job function to cover all aspects of New Product Development and Yield management,including bench-to-tester correlation, tri-temp characterization using ATE equipment, trouble shooting and yield management
回復

使用道具 舉報

2#
發表於 2014-3-11 13:10:23 | 顯示全部樓層
Hardware Engineer
$ @% f, i" `; x/ s( J' q# C公      司:A famous IC company0 d; b3 {$ S! L! x
工作地点:上海1 X) S% _2 T( r& [8 C, i
/ l' E& A& N1 k% F4 J
职位描述) e( c3 l+ G4 I- H/ w
1.Be responsible for hardware system design, discuss with chip designer, understanding their requirement and design the hardware system(schematic, PCB and C program) correspondingly / \9 a4 C5 s# f+ [; G
2. Testing the hardware system and provide test report
+ W3 p" o, j- a8 H$ d0 v3. Debugging the system, discussing with chip designer and help chip designer debug the issues  " U( C, i/ a8 a* U2 I

# l5 m( B- o2 L0 T! M职位要求:
* P( T1 ?/ Q: n5 R5 J1. B.S. in electrical engineering or equivalent is required
+ o. a/ {/ \# Q* Y, K4 A% W2. 2 or more years of PCB design experience is required
" @) M5 R6 b' v4 K% q; b3. 2 or more years of C programming is required
: t. ^+ ^1 u1 ]" B0 H$ C5 u1 w0 u4. DDR knowledge and testing experience is required ' a! o+ `% A+ }$ ^6 }9 G
5. Experience of Xilinx/Altera FPGA is preferred ) n7 B% U, [$ }- E- Z8 o9 s
6. Experience of embedded system is preferred ' i) C, g. O- e  z( I# L: a* E5 ]
7. Experience of using multimeter, waveform generator, oscilloscope is preferred  
/ \3 v& y8 I! Q. C8. Verilog coding experience is preferred  
& A, ?% I3 `! [2 Y8 m7 v  
( I/ r( U' ?" S+ ^. z) sPS:最好有 . DDR knowledge and testing experience is required
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-6 05:45 PM , Processed in 0.100006 second(s), 18 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表