|
招聘公司:A famous IC company5 O& @% f: r8 Q* N# W
招聘岗位:Analog Design Engineers
- X* t+ Q/ w: L工作地点:shanghai
- J6 o4 {! e5 k; V& `- ?1 y. K
7 S, {- `2 B2 G* [/ K6 k. @岗位描述:
- Z4 ~) j8 z5 ], _0 _! NResearch, definition, design, simulation, layout supervision, characterization and release to production of high-performance state of the art BICMOS, video integrated circuits. The integrated circuits will typically include the following blocks:3 P+ l- z: F9 z* B2 R, e( v* {# r
3 {3 }: f9 `; v( }( e( ~0 IVideo Amplifiers & H, y l5 n! |# y6 w
DC-to-DC converters, LDOs, PORs
/ T. R2 n t3 v* WInterface Circuits –SPI, I2C, LVDS, … & |+ |0 A, E4 }" s6 u2 N- [2 y
Bandgaps and references
l" j' x5 J7 XVoltage monitors 4 H& F* S# Z: ^ C" h3 W& F$ u( t
Analog-to-digital and digital-to-analog converters
, i! D( w6 x9 x0 Z* w+ X
( N# `' m/ `: b2 x* H, n+ p( G, P职位要求:Job requirements - 8 ~. x h9 s, D, c
5 w" L. t/ g/ F- J5 V+ k* ^; }
MSEE degree, with at least 1+ years of design experience. ' l7 t- I/ K3 ^5 w7 @" N7 G1 C6 i9 [6 s
Hands-on design experience with BiCMOS/CMOS mixed-voltage custom circuit designs % v3 |0 U4 j$ b1 B- @; b; M7 z) P% }
Must possess strong intuitive and analytical understanding of transistor-level design and simulation 5 E+ L) M3 ~' w: ~" e' Z
Must understand placement and layout issues with respect to mixed-signal IC’s
* t& ?% b q+ O' K% [; c) k( pMust be familiar with Cadence mixed signal design flow.
: i2 D+ u' F0 yGood English communication skill |
|