|
Senior Physical Design Engineer* g3 E ~& k. I5 z
公 司:A famous IC company
1 D" |. B, I) p/ Q) L# u工作地点:南京
# c( E/ V: V" U9 v+ {4 l
. U4 @ U4 I$ k) B3 C0 C( pKey Responsibilities
4 r5 p) G; H$ E# e6 {, {, g7 V8 i0 oDepending on experience, key responsibilities will involve some of the following:
* g' ~' ^. p! n0 b$ M' fIC implementation from netlist to gdsii, with synthesis, floorplanning, place and route, timing closure, and physical verification.
% r" O0 R7 y0 k6 a' \As a key member of physical design team, your will work on one of most advanced and the most complex chip designed. 3 T3 a- c, C. [/ m T
Leading a team of physical design engineers and resolving the technical related issues.
$ B8 {' L, A/ j$ Y+ b5 n& ^Crosstalk analysis, power analysis, and static timing analysis.
! z' n2 v4 ~3 S# ?Write scripts in Tcl to improve productivity.
% U- m4 o0 r) Z4 Z- k
/ L* p$ I4 J; I( mExperience: 5+ years in physical implementation engineering - ^3 m- [" [( M# b0 Y" j5 d; l
0 A& v0 U# l% c* B7 cEssential skills
) ?- q: a7 h2 e A1 \2 aMS in EE required.&#8226roven track records of working independently on place-and-route project running and DRC/LVS/ERC/Antenna debugging skills
( s: V6 M3 }) m: @0 {Experience with Magma or Synopsys place-and-route tool set and physical design project implementation.
3 D3 Q0 y, j8 E5 H8 nGood programming skill. Capable of writing Tcl or Perl.
o$ r' d" }. d8 u# f; N7 gFamiliar with synthesis, static timing analysis.
* }/ V6 q5 _; x6 ?, L# vSelf-motivated team worker, good verbal and written communication skills in English. ' v, w# b9 b7 l/ w S( h% J3 G
Technical and team leadership proffered. Previous management experience highly desired.
/ E( o% e1 K% _+ ^Experience with synthesis, DFT, and verification is preferred. |
|