|
Sr Analog Design Engineer. R- Q7 o8 S5 m8 W0 I
9 O' T- Y& L6 A公 司:A famous IC company
7 v+ l0 i: Z/ u5 t- ^( h6 z工作地点:上海
! k! z* n0 ], `2 z6 \% A1 o6 w# `! O: J! W2 {6 O( @( Y
Responsibilities: 4 b2 i4 i0 h( x/ a0 V1 F! S/ h
• Implement critical analog circuitries, such as charge pump, bandgap, reference voltage/current, ADC/DAC etc., for memory operation
+ f& W& p( T+ G0 m: K• Perform transistor level simulations for functionality, performance and optimization
" |' q2 d! y5 _+ Z/ q {; @• Perform block level and full chip level simulations using mixed-signal simulators : e3 _! e7 Y. E* B8 q1 X$ `
• Define, design and verify architecture for embedded non-volatile memories ( [- B0 n7 }- [- f; }, ^* J( e
• I/O design experience a plus 2 F2 x- N9 |: a5 ?$ t# i4 i
• Other duties as and when required.
. j" a3 A* g1 Q. v0 [3 q. X" S# x& X A, ^9 R" S
Mandatory Skills:
/ X+ \" V. N0 P' j: W+ N• Must be good at problem solving X9 G/ ?; U" t
• Must have the ability to communicate effectively with different levels of employees/customers : K1 w: u2 ]& d! [4 w
• Knowledge and ability to use computer tools such as HSPICE, SPECTRE, digital simulation(NC-verilog), mixed-signal simulator, static timing analysis and test generation
D1 S1 c+ [: k2 A8 ?• Knowledge of layout verification tools and debugging techniques 6 r0 n( P, u$ E; o
• Some knowledge of digital RTL design and logic synthesis preferred
1 s: P0 a L5 u& R* f) Q m
7 z+ u! m7 O Y9 zEducation:Bachelor Degree or higher preferred / b* z5 C( I' e8 { F
Experience:Minimum of 4 year’s experience in R&D center in Semiconductor field ) | R- k( ` B7 X
Position:Regular
) Q2 D; F* f- IShiftay |
|