|
Moving 3D ICs into Mainstream Design Flows" E7 E. R5 e4 R1 c* E7 L
Chi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence
- n4 G X. f. k. z0 `2 ?- O4 E3 X; L$ [% s" z
Volume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows./ s' U1 j2 e! U$ w% a6 c
5 d- E4 d w0 X" d
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.$ q3 L, C6 R. _5 p E3 E
9 v2 | z" i* [; s. G6 `Read more |
|