Optimization Layout of ESD:Radio-Frequency Front-End and High-Speed I/O Interfac

semico_ljj

Optimization on Layout Style of ESD Protection
) T7 u7 k! ~+ I8 G2 ^" n: b' GDiode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits
6 N" P: E2 h2 p  `
Abstract—The diode operated in forward-biased condition has been widely used as an effective on-chip electrostatic discharge (ESD) protection device at radio-frequency (RF) front-end and high-speed input/output (I/O) pads due to the small parasitic loading effect and high ESD robustness in CMOS integrated circuits (ICs). This work presents new ESD protection diodes drawn in the octagon, waffle-hollow, and octagon-hollow layout styles to improve the efficiency of ESD current distribution and to reduce the parasitic capacitance. The measured results confirmed that they can achieve smaller parasitic capacitance under the same ESD robustness level as compared to the stripe and waffle diodes, especially for the diodes drawn in the hollow layout style. Therefore, the signal degradation of RF and high-speed transmission can be reduced because of smaller parasitic capacitance from the new proposed diodes.

- u7 \8 ^8 L0 f, C  qIndex Terms—Diode, electrostatic discharge (ESD), layout, radio-frequency (RF).

遊客，如果您要查看本帖隱藏內容請回復

jackie0888

pls share ,3q. because i am a emc

jackrabbit

讚啦!! 正需要這篇
please