Chip123 科技應用創新平台






查看: 7357|回復: 17


發表於 2009-7-28 11:11:09 | 顯示全部樓層 |閱讀模式
The Verilog® Golden Reference Guide DOULOS  E* @% @6 i9 R! D- x$ u7 u
, O. [2 s& k" g; G) L
Using This Guide
0 m8 u7 p/ ]/ }9 Z7 L: L5 J" Q& |; o) M9 p
The main body of this guide is divided into three main parts, each of which is organised alphabetically. Each section is indexed by a key term which appears prominently at the top of each page. Often you can find the information you want by flicking through the guide looking for the appropriate key term. If that fails, there is a full index at the back.
& A& S0 s" V& T4 s: |4 e  U* D
6 I# Y) ?, x" }3 _; [1 X! aMost of the information in this guide is organised around the Verilog syntax headings, but there are additional special sections on Coding Standards, Design Flow, Errors, Reserved Words and, after the main alphabetical reference section, Compiler Directives, System Tasks and Functions and Command Line Options.2 d) w& F1 h  q" T5 W$ y; R1 W

5 D; W2 G- B% \/ X4 _% v- b$ kIf you are new to Verilog, you should start by reading A Brief Introduction to Verilog, which follows overleaf.
: d4 j. d9 @$ B/ a2 F8 H6 M
' a. j4 E. g9 U& Q( LThe Index
; r# n1 r- l* x- S1 [! U. X* K& r
Bold index entries have corresponding pages in the main body of the guide. The remaining index entries are followed by a list of appropriate page references in the alphabetical reference sections, given in order of importance.! G6 k" P: M2 p( j- r

# s1 F- q: A( Y) f. B" t  U. x2 ]


您需要 登錄 才可以下載或查看,沒有帳號?申請會員



參與人數 1Chipcoin +5 +3 收起 理由
masonchung + 5 + 3 分享是成長動能,懂得分享回饋是無限的!?


發表於 2009-7-28 13:25:16 | 顯示全部樓層
下載來看看  最近剛好在摸  感謝啦
發表於 2009-7-28 13:31:55 | 顯示全部樓層
Verilog的資料真不少,本來用VHDL的, 看起來兩種都要學一下,才看的懂別人的CODE.
發表於 2009-10-26 14:16:03 | 顯示全部樓層
Thanks for your sharing
2 V' S9 n* `8 ^4 Q0 x3 `1 gIt can be my useful reference book when designing
發表於 2009-11-1 14:21:37 | 顯示全部樓層
發表於 2010-1-6 09:56:22 | 顯示全部樓層
最近正想學習 HDL  不知學 Verilog 好 ? 還是 VHDL~~~  先下載來看看 感謝分享!!!
發表於 2010-2-7 01:53:12 | 顯示全部樓層
發表於 2010-3-3 10:22:17 | 顯示全部樓層
That is very good verilog data. thanks.
發表於 2010-4-28 16:34:10 | 顯示全部樓層
Verilog代碼白金手冊, 剛剛看完另一篇基礎介紹6 H, M* y2 D2 s) a3 ]
發表於 2013-6-10 16:01:20 | 顯示全部樓層
謝謝大大分享. \9 @: m' m* @" }5 J7 P
, O  r/ m4 _# `8 X1 ^" \7 [來學習..
發表於 2013-6-17 18:31:47 | 顯示全部樓層
1 z8 k# b2 i: J0 O$ Bthansk for your share..........
發表於 2015-8-19 21:14:15 | 顯示全部樓層
感謝分享 新手必備" }. Q+ D  Z, }  |" E1 L
發表於 2015-8-23 09:40:25 | 顯示全部樓層
Thanks for your sharing正要開始學verilog
1 R* M, v4 q# O: u0 B: F這是很好的學習資料
& c% j- g( P  q* w/ s, _% V& u
發表於 2015-9-21 11:49:06 | 顯示全部樓層
值得收藏的好資料,感謝大大的無私分享,3Q~9 ?* [6 V& Q: R5 E  v1 N
發表於 2015-10-13 13:14:17 | 顯示全部樓層
thanks you  very much !!!!!!!!
發表於 2015-11-5 09:49:07 | 顯示全部樓層
3 N9 N" o, d0 t( U* |thansk for your share..............: q+ h1 h7 p* O
發表於 2015-11-14 19:49:03 | 顯示全部樓層
thanks  a lot .....thanks  a lot .....thanks  a lot .....
發表於 2021-10-6 11:59:09 | 顯示全部樓層
您需要登錄後才可以回帖 登錄 | 申請會員


首頁|手機版|Chip123 科技應用創新平台 |才庫事業群

GMT+8, 2021-11-30 04:48 AM , Processed in 0.120006 second(s), 23 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表