|
Staff Verification Engineer6 S J; p' F4 L; ]" a
# @7 \9 T6 v$ L/ q8 P& q
公 司:one famous IC company( O2 ?' _" J( ~& c
工作地点:上海
( U6 z7 n! V$ q+ R2 N2 W0 s% u, U
B6 q3 ^, r( j- e& VQualifications / y: h/ p8 g& ?
MS in EE/CS/ME.
! h9 E" d0 O8 d4 L* D, HMinimum of five years experience.
3 t6 A2 Q) p* [0 T6 gAdditional qualifications include: Good IC verification skills and basic knowledge of logic and circuit design, good communication and problem solving skills.
& ~* L$ V( @6 @/ _$ Y' B2 ZCandidate should be familiar with as System Verilog, VMM/OVM/UVM verification methdology. 2 Z* g8 u8 }0 k# {4 f$ N
Candidate should be familiar with industry standard ASIC design and verification tools and flow. : c2 K6 N, F, W8 b' {+ R/ |
Good knowledge ddr protocol and computer system achitecture would be an added advantage.
5 m4 Y: _2 f) T6 h6 {3 `" HGood knowledge of Perl and shell programming would be an added advantage.
$ t+ n" B* C! r' y" A/ W$ D1 c: j+ Y* P7 Z' f
Responsibilities: & x. J) z1 n* N
-Understanding the expected functionality of designs. 7 ?4 d. G& R4 A9 }! b$ c- D7 U
-Developing testing and regression plans. & o, S+ {# J, W1 ?1 g) k0 y* u! E
-Designing and developing verification environment. n' e2 i4 j7 u s- k6 p
-Running RTL and gate-level simulations/regression. 4 H& Y2 z0 x2 Y/ t2 H$ T& D
-Code/functional coverage development, analysis and closure.
7 q+ L7 ~3 Y& L2 C# B! v- i9 K! n% B
; z/ G( }+ ?' O( i) A" ?: W1 VRequirements: ( [# j \5 X: X) T
Experience & Skill: 5 Years . X0 C2 W0 n4 K! v# w% V5 K
-Design verification experience (test plan, test bench, assertions, debugging designs, code coverage etc.).
' q5 f) w( B3 v8 m-Knowledge in ASIC/FPGA design process and verification tools. % ~0 `( w ^9 o, Q n
-Familiar with design and verification languages (Verilog, System Verilog, SVA etc.).
. J# X6 n! g$ B/ F- Scripting and automation skills (tcl, perl, makefile etc) a plus.
% v' c( Y' l* C$ S% H% J6 u-Familiar with C/C++. 3 G; D3 Z) l8 |: |3 b' m5 N
-Knowledge of DDR protocol a plus.
. f# `5 _4 f- h-Independent and self-managing. |
|