|
招聘公司:A famous IC company0 |% c* J" Y, I. W' E" c
招聘岗位:ASIC CAD Engineer
- O$ f, ^, _4 @" `, [$ K工作地点:Shanghai' X) `) }- j# A* j. n, r
; W& R' x9 L: ]: A
岗位描述Description of the Role / Responsibilities:; I+ O: x2 j8 G V
% b& E* ^8 E7 N% u2 J; cParticipate in the design and implementation of the leading edge ASIC chip.
1 E, `: q9 `, d) M6 N$ }Your focus is on design flow
$ @1 |3 A9 n- E7 ?/ a! c" Z( D7 ]# a% R) DEnsure the design methodology correct and improve automation and productivity. The main flow steps include: ) N7 _ T2 r$ I2 S* Y* l& H+ t
FE: Synthesis, Simulation, STA, Design Check and memory compiler etc.
U% C- m2 j& N! z% d' t, ABE: Place and Routing, Physical verification, Signal integrity, Power analysis etc.
4 c3 s1 S+ n1 }( {Another important part of the job is doing support to FE /BE team.
P& t& N" T8 t! rWhen they have a real design issue and can’t solved by themselves, you may be asked to jump in for debug and find a solution. Usually you will work with EDA vendors on such case. ; I$ K' N: N$ T+ |; H8 o3 _8 d; F
Responsibilities besides support project work also include interfacing with other implementation experts across different development locations, and driving the continuous improvement of advanced implementation methods to Trident digital TV and Set-Top-Box projects teams.
3 O. d7 V. ~) I, q. T: s0 D' B0 _ b- Z
职位要求Experience and Skills Required:
; z" `4 ^( W5 Q5 C1 F# ?Essential7 |, \. x: V; K
Major in Electronic Engineering or Computer Science.
) p8 s8 f$ Z5 R# g' x/ ^! DMaster (or Bachelor 2+ years related experience)
/ e& N% a/ L& j" ?Strong programming skill with one or more following items( Perl,Tcl, C/C++ etc).3 p3 X" g1 Q N- f( o! ]6 [: C
Experience with industry standard development EDA tools and flow. 9 t' {7 |8 \5 [1 M" l3 P9 c
FE engineer: DC, RTL Compiler, PT, Conformal LEC, NC. VCS
- h2 R( t' t; b% d% n2 hBE engineer: SOC encounter, Apache Redhawk etc. 9 q4 E P& Z3 O4 v' p/ E
Good written and fluent oral English. ' B) M) Q L0 T/ y* n
Good communication skills and team work.
3 q& s8 m# {$ E7 Z& A% G' ~
+ Y) W# w6 }6 u! @7 V( G' y( HDesirable
* i1 k" s; e( _6 p+ rReal ASIC project experience as a FE or BE designer is a plus. |
|