ASIC設計工程師如何保住飯碗？

chip123

ASIC vs. FPGA？ASIC工程師如何時刻緊跟技術發展的腳步？

7 g+ \1 ]: w/ }" KASIC設計工程師如何才能保住飯碗？
上網時間 : 2006年08月07日   

! \* U$ Q, v8 o$ ?

當大多數公司依然在使用ASIC設計時，一種新的設計模式正興起──即採用FPGA的設計方法；這種可程式設計方式對硬體沒有過多要求，而且能夠幫助設計業者避免ASIC帶來的成本增加。但是FPGA設計卻在其它方面增加了成本，例如電能消耗。

對於任何一個工程師來說，他們的職業目標都是要決定選擇哪種設計途徑：ASIC還是FPGA？並在選好之後將注意力集中在提高專業技能上。
" x6 l+ A- W/ `% f& N; F
9 O- Q& N7 H5 N+ q, B; u" P2 L工程設計正成為一門合成性的職業。在我剛入行時，它是一門手藝，一種藝術。現在它已經成為了一門科學，在我們建造更為複雜的系統的時候，這門科學的工具也越來越銳利。工程師必須時刻緊跟技術發展的腳步。

ckl12345

ASIC flow 跟 FPGA flow 太不一樣, 不能混為一談, 以目前來看, fpga 要取代 ASIC 根本不可能, 例如 Mix-mode single chip 如何做就是大問題.

sunny.yu

專家觀點：設計工程師提升工作價值的時候到了
" ]4 ?& J7 [5 B+ w6 }$ v電子工程專輯, Taiwan - 7 hours ago
, c6 [" t& x1 W8 D- a
" r7 L. L* M7 O- g! U" r( q在這種情況下，許多工程師發現自己的工作職責已經轉變了，需要在設計流程中扮不同的角色，才能跟上價值鏈並維持競爭力。 設計業者正逐漸感受到傳統作業方法的限制所在，也就是硬體和軟體工程師實際上是分開作業；這種模式在如今這個更講究互連以及著重軟體設計的世界已經 ...

ranica

招聘公司：A famous IC company
* }+ \" |9 J8 D招聘岗位：Asian Technical ASIC leader
/ h2 _" Y, a6 x6 S" ~  T3 X1 W: w: t工作地点：Shanghai
+ Q5 ]  I& |8 h  d0 O- ?" J% @* k! W& u
岗位描述：
. X9 j& ^6 S* t1 I& ~3 QResponsibilities - To build designing team in Asia. The number of this team is 30-50 engineers on the 3rd year supporting 100M business in Asia - To provide direct technical customer support and build strong customer relationships - To work with the sales team for our business in Asia - To communicate with different designing team worldwide
& g% s! \; }7 Z5 S3 c6 V7 }
/ x- q! m0 r$ c. g/ r职位要求：
Technical Qualification (15+ years)
5 G1 x9 W( s9 r- U7 C' l( d• Has an excellent grasp of the backend ASIC methodology and flow from RTL to Tapeout in either prior technical contribution roles or technical management or lead roles. This covers o Third-party IP selection and integration o IO ring and package (flipchip, wirebond) co design o Analog IP selection and integration o High speed interface (DDR2/DDR3, Serdes) integration and analysis o Hierarchical physical implementation using a mainstream toolset such as Magma, Synopsys or Cadence o DFT implementation including at speed memory bist and repair and scan compression o IP test considerations such as high speed loop back tests and analog test inmtgeration o Timing closure and sign-off o Tapeout sign-off

# H( E: i, a! D6 |• Any specialty and experience in ASIC methodology and flow will be highly desirable. Example(s): o Deep expertise with any mainstream ASIC tools or specialized tools along the flow o Low power flow with IPs and implementation techniques o Complex SOC implementation with flipchips and large number of on chip Serdes o Complex mixed signal chip integration with significant amount of on chip analog IPs o Special design and packaging such as MCMs and 3DICs • Ability to contribute in a lead technical or advisory role to key R&D programs in improving or differentiating ASIC flow in power, performance area or cost.

ranica

• Experience with RTL design and verification and product design in any market segment in either technical or management role in a big plus
1 a+ _7 L. H+ A
• Experience with Tapeout to full product production and rollout including proto bring-up and debug/validation process, characterization, qualification and supply chain management is high desirable. Management and Business Qualification

) Y; \0 b% m. J9 \5 f• Direct experience in ASIC technical project management is highly desirable • Has strong leadership qualities that can support eSilicon GM of Asia to setup and grow a local ASIC technical team
$ x, B9 \  H! s$ D
! W8 ^/ H6 e# Q4 q* q• Experience in leading and managing global projects and internal engineering or product teams is highly desirable
3 z: }4 O" e0 o7 v, ?) Y
9 v8 R7 j/ _+ K' V  B• Experience in interfacing with third-party suppliers within the silicon supply chain (IP suppliers, design service firms, EDA suppliers, backend foundry, assembly and test operations) is a highly desirable

- r; M5 O/ l+ f- D2 B• Experience with key customer interfaces in ASIC support role or other partnering or supporting roles is highly desirable • Well connected in business communities, including at VCs, across the Asian region is highly desirable

• Awareness of technical developments in the segments which are dominant across Asia so that we can better position ourselves when competing for business is highly desirable
0 ]# W; t4 A, r6 c
• A strong technical leader who will be persuasive in selling our capabilities to high end Asian customers
) z2 l: K: M- j! D
8 I; E; n3 M' ^2 V0 K) r• Has the ability to understand our limitations, but also able to work internally to mitigate the effect of those, so that they do not impede our ability to win business nor allow us to screw-up after winning deals. A strong team player who is flexible, dynamic and capable to partner with other functions as we are growing the Asian business aggressively

• Capable of putting together and giving presentations at high level shows so that we are perceived as a technical leader

ranica

招聘公司：A famous IC company
' A- D1 e1 p, D6 l/ y+ V招聘岗位：SOC FPGA engineer
4 |4 T" g2 D' n3 \工作地点：Beijing

( D  x9 @9 |3 f" E6 `4 r岗位描述：Job Description:
: D8 ]5 `: c6 {2 A+ m
' r" Z+ _1 q) }6 ]2 [7 Y/ u4 Q · This position should perform Pre-silicon (FPGA) implementation of the ARM based SoC chips for mobile devices
5 n! M' U* L+ s8 G· Support FPGA user design, testing and troubleshooting · Engage FPGA prototyping domain technical skill improvement and engineering process improvement Responsibilities:
· Define FPGA prototyping methodology and strategy · Draft FPGA design spec and development plan
· Keep tracing and improving FPGA validation technology, methodology, flow and define/improve the engineering processes
· Develop FPGA DV and sanity check test case · Implement FPGA integration based on FPGA prototyping strategy
# E$ r( L, F& S9 o* j: u- V1 ~/ B$ o· Experience in Logic design with high-level description language like VHDL/Verilog. It will be an added advantage if the code were written to be FPGA friendly.

ranica

· Understand the custom requirements of a Complex ARM based FPGA design which includes: ARM boot-up requirement, complex clock tree scheme, RAM/ROM inferring, and some basic analog blocks/interface like PLL. Experience with Radio RF will have an added advantage. · Ability to translate ASIC design into FPGA by translating clocks, RAM/ROM and other essential analog block to equivalent FPGA device components and requirements · Familiar with Synthesis with Synplify with clear understanding the interface/timing constraints, and ability to clean all timing issues before P&R phase. · Familiar with FPGA tool to ensure bit file generation fits the size, performance and I/O of the design. · Understand FPGA board requirements and co-design with HW team · Responsibility to verify the netlist so that it will be fully functional when downloaded on FPGA board.

职位要求：
Requirements: · Candidates must have at least 4-6 years of relevant experience. · Master’s/Bachelor’s Degree in Electrical/Electronic Engineering with an emphasis in IC design · Must be familiar with Xilinx and Altera devices and their tools · Must be familiar with Synplify synthesis tool · Must be able to understand and debug FPGA boards. · Must understand tcl/shell scripts to construct or modify constraints files. · Knowledge about complete life cycle of IC and FPGA development. · Knowledgeable in digital High Speed GHz frequency design and RF Radio is an added advantage · Knowledgeable of ARM based SoC design is an advantage · Good written and communication skills · Experience in WLAN, BlueTooth, GPS, NFC, FM or Modem (LTE, TD-SCDMA, WCDMA) SoC/IP design is preferred. · Experience with muli-site/multi-team/multicultural cooperation is preferred

david_chen

來聽聽大家的經驗談  希望對往後工作有幫助

ranica

招聘公司：A famous IC company
" m3 B! A  k- _9 ]; T, E4 _" S招聘岗位：ASIC Physical Design Engineer
6 j0 K: D; B3 w5 Q0 g6 W1 @+ L工作地点：Shanghai
/ z7 e9 t0 V8 L5 ?3 R9 V- E9 U' d
  Y6 I+ T) @) q岗位描述：
- owning, and maintaining P & R scripts for block gate netlist to GDSII - P & R, extraction, Power IR, EM of block level and Physical verification - Work with front end engineer for timing closure activities

职位要求：
• BSEE is required • 3+ years of ASIC/SoC Physical Design; floor planning, power grid customization, P&R, CTS, DRC, LVS, etc... • Experience driving CTS to meet requirements • Experience with either one of P&R tools; Cadence EDI, or Synopsys IC Compiler • Proficiency using TCL, Perl and make scripting

ranica

招聘公司：A Fabless IC design Company
招聘岗位：SenDigital IC Design Engineer
; q1 P! ]( d1 U6 P1 H8 k: y0 ], m- ?工作地点：Suzhou
2 b) o# d4 Q6 @4 {+ B2 o9 |
. t0 h" \# e1 E" ]) P岗位描述：
职位描述： 1、参与芯片架构设计； 2、负责数字电路的模块和微结构的设计及RTL设计； 3、进行电路仿真，协助芯片的模块级和系统级验证； 4、芯片电路综合、时间收敛、面积优化、功耗分析、形式验证、板上调试等；

职位要求：
3 K( u5 ]2 x9 M# \  L+ a任职要求： 1、通信，信号信息处理，微电子等电子相关专业博士或硕士三年以上工作经验； 2、1-2年CMOS数字逻辑电路设计经验； 3、熟悉数字集成电路前端和后端设计流程，熟悉Verilog等硬件电路设计语言； 4、熟悉数字逻辑电路设计的相应EDA工具 5、有商业芯片流片经验者优先； 6、要求良好的沟通能力和团队合作精神，工作积极主动，踏实好学。

ranica

招聘公司：a start-up company with high performance bletooth and Wifi technology
- W0 |+ M( m' X3 d+ ^; _4 v招聘岗位：ASIC Design Manager
* A8 C# A6 S0 C9 ?! ?' r& S工作地点：Shanghai
) ~* w, T7 ?+ t5 d) M6 c
岗位描述：
2 j; r- c. f: z  bResponsibilities: 1. Responsible for architecting each product, and for overseeing architecture definition, block partition, HDL code, synthesis, logic verification, system verification (FPGA), analog IP design, and static timing analysis for pre and post layout. 2. Overseeing floor planning and place & route of the chip, including IP block integration 3. Manage a group of engineers to get the product successfully developed.
0 ?! I/ j" c9 ~7 Z; ~5 E2 j& |0 d
职位要求：
Requirements: 1. 5+ years experience as an ASIC/logic designer. 2. Must understand chip design from architecture down to GDS. 3. Must have good managerial skills. 4. Must be a good team worker, possess a good personality. 5. BS/MS in EE or higher.

ranica

招聘公司：A famous IC company
招聘岗位：ASIC - Director of ASIC Engineering
工作地点：Shanghai
+ L: F  [  v2 C  Q/ [5 R$ f
/ I2 R- @! y% q" x& ]9 ^% p+ z0 }6 P岗位描述：
6 V7 \  }9 M0 xJob Description Director of ASIC will lead a team of ASIC engineers and own the development activity of the ASIC portion of one or more ***’s SOC products. The responsibilities include building a world class ASIC team and a state of the art ASIC methodology to enable solid execution of the digital ASIC. The Director will interface with peers in Marketing, Systems, RFIC and Operations to ensure that *** will execute and deliver highly differentiated, low power SOC products that are market winners.

ranica

职位要求：
Required Skills Experience and Skills: A motivated self-starter, team builder and an inspiring and effective leader. Strong communication skills and ability to interface with multiple teams such as Marketing, Systems, RF/MS IC Design and Operations. Experience in communication chips (PHY and SoC) developments. Prior experiences in commercial digital ASIC development from specification, design, tape- out to characterization and production. Strong organizational skill to help with project management of complex SOCs. Drive ASIC methodology and IP and tool evaluation. Technical expertise on the entire ASIC design flow—architecture, logic design, RTL coding, verification, FPGA validation, synthesis, DFT, timing closure and physical backend leading to tape-out. Experience with low power techniques is a plus. Required Experience Education/Training: MSEE required (Ph.D. preferred), 10+ year industrial experience. 5+ years’ experience in managing ASIC teams and leading product development.

amatom

Altera的抖動和SERDES架構專家當選IEEE會士
李鵬博士（Dr. Mike Peng Li）在抖動測試技術設計上的貢獻獲得肯定

/ M2 B; E; H6 A
2011年12月16日，台灣——Altera公司（Nasdaq：ALTR）今日宣佈國際電機電子工程師學會（IEEE）遴選李鵬博士（Dr. Mike Peng Li）為IEEE會士。李博士在Altera負責架構與工程的研究與開發，他在抖動測試技術設計上的貢獻獲得肯定。
! c; W  ?, Y. _- [4 D& X1 V5 k; c
李鵬博士的成就在於具體化與推進產業在現代光電元件與系統的抖動基礎科學的理解，這些技術可用於抖動的驗證與測試，以確保效能與可靠性。基於他在半導體產業的貢獻，IEEE遴選李博士成為其最高層級會員。

amatom

Altera全球營運與工程資深副總裁Bill Hata表示：「Altera培育出一種創新文化，讓我們能夠解決一些在Gigahertz與Terahertz時代所出現的最複雜工程挑戰。今日的高速、先進設備，都需要我們創造新的技術，以解決獨特的問題。李鵬博士在抖動、高速鏈路和SERDES架構領域的專業知識，讓Altera能夠推動我們產品與技術的發展，他當選為IEEE會士實在當之無愧。」

4 U* q, r2 x+ r. U  C  j李鵬博士一直推動高速的 I/O（HSIO）與抖動量化與測試技術的進步，突顯出數個到幾十GHz/Gbps的訊號／抖動測試／分析系統的技術發展。他一直是發展現代抖動理論與相關的模型建立和測試方法的先驅。李博士曾撰寫兩本書，有超過50多個出版品，20個已獲得與正在申請中的專利，是HSIO和抖動標準文件的主要貢獻者。這些作品都支持了快速HSIO的技術進步，為一些在測試、模型建立與抖動分析、雜訊等，並在開發需要全面性、準確的理論、模型、演算法的高速訊號與高效能的硬體與系統時，為所遇見最具挑戰性的問題，提供解決方案。

1 g7 p4 j' T, W  n6 m關於IEEE與IEEE會士等級
; U" s. q/ S: m5 R' CIEEE的會士等級，是IEEE董事會在依據某人在任何IEEE相關領域擁有傑出成就時所頒發，在任何一年所選擇的會士總數不能超過總投票成員的千分之一。IEEE會士是等級最高的成員，是科技社群所公認的殊榮，是一個重要的職業生涯成就。在2012年有329個人已經提升為IEEE會士。IEEE是引領世界為人類發展先進技術的專業協會，透過其在160個國家的385,000位成員，該協會是一個從航太系統、電腦與電信到生物醫學工程、電力和消費性電子等種類繁多領域的領導權威，如果您想了解IEEE或IEEE會士計劃的更多訊息，請瀏覽www.ieee.org。

globe0968

2012年1月19日，台灣—Altera公司（NASDAQ：ALTR）今天宣佈在產品開發、市場行銷與全球市場區域管理擁有20年經驗的商業領導者Jeff Waters將加入Altera公司，擔任軍事、工業與電腦運算部門的資深副總裁與總經理職務，Waters與他的團隊將負責這些領域的系統解決方案開發與市場行銷工作。他負責向Altera的總裁、執行長與董事會主席John Daane報告。
0 c* [. k) G: b/ w
; J* h4 ~* u, H' Z& Q' iDaane表示，「Jeff在管理產品線與市場行銷組織、維繫客戶與發展全球團隊方面，擁有經過驗證的卓越成績，是Altera的理想選擇，我們非常高興擁有Jeff在我們的管理團隊中，能夠為我們的事業發展爭取更多複雜的矽智財模組與系統解決方案，以滿足客戶的需求。」
/ }# A8 V0 v! h3 m) m3 S
Waters先前曾在美國國家半導體公司的日本分公司擔任了三年的區域副總裁職務，負責領導業務、市場行銷與營運工作，隨後返回美國，擔任德州儀器／美國國家半導體公司的精密訊號路徑部門副總裁職務。此外， 他也擔任研發與管理顧問工作，管理類比與單晶片系統（SOC）產品集團。他擁有聖母大學（University of Notre Dame）電子工程理學士的學位，以及聖塔克拉拉大學（Santa Clara University）電子工程碩士與西北大學（Northwestern University）凱洛格管理學院（Kellogg Graduate School of Management）的工商管理碩士（MBA）學位。

Waters表示，「我很高興能夠加入Altera團隊，公司的文化、技術卓越與專注在客戶創新上的表現，提供一流的成長基礎，我非常期待能領導我們的團隊進入下一段令人興奮的公司成長階段。」

ranica

招聘公司：A famous IC company
. [) Y! [! p+ F) a( i$ O5 q7 n招聘岗位：(Senior) ASIC Design Engineer
工作地点：Shanghai

岗位描述：
ASIC front-end engineers will be responsible for design and development of ASIC functional blocks in communications SoC products. These include building blocks for communications/DSP functions and/or System-on-the-Chip (SoC) blocks (such as CPU subsystems, I/O peripherals, and memory controllers… etc.).

" ^+ B, n2 D, D, i% a/ t! c职位要求：
1. Good understanding of the whole ASIC design flow, from Micro-architecture design to silicon bring up. 2. Good understanding of modem verification methodology 3. Strong logic design/debug ability and good RTL implementation skill. 4. Ability of block/chip level synthesis and equivalence check. Can work closely with backend for physical implementation 5. Ability of C/C++ programming. Familiar with at least one script language. 6. Strong communications skills. Must be able to communicate fluently in English Following knowledge and experience are also strongly desired: 1. Good background in communication/DSP theory; 2. Knowledge in embedded MCUs and AMBA protocol; 3. Experience of working with oversea teams. Required Education and Experience • Sr. Design Engineer: BSEE required, MSEE preferred. 5+ years of hand-on design experience. • Staff Engineer: BSEE required, MSEE preferred. 8+ years of hand-on design experience.

sophiew

2012年6月7日，台灣——Altera公司（NASDAQ：ALTR）今天宣佈，從事通訊行業長達18年的資深人士Scott Bibaud加入Altera公司，成為通訊和廣播業務部的資深副總裁兼總經理。在這一個領導職位上，Bibaud主要負責監管全球通訊和廣播行業系統解決方案開發和市場。他直接向Altera總裁、執行長兼董事會主席John Daane匯報。
* B( J; V1 o. L( k+ D# Q) M  G
Daane表示：「Scott曾在世界上最大的行動通訊公司有過豐富的工作經驗，開發強大的客戶合作關係，這都令人印象非常深刻。他在ASSP和ASIC產品開發上的深厚背景以及在營運、財務和跨職能方面的領導能力，令他非常適合Altera的管理團隊。」
% J- S4 d$ f0 ]  c
( M# W/ n' ]: D* V9 ~9 iBibaud最近的職位是Broadcom公司的執行副總裁兼總經理，負責公司的行動平臺團隊。在此之前，他領導的團隊負責Bluetooth®業務線，推動了Broadcom公司的收益增長，讓公司業務擴展到了很多新的市場領域。他還曾在Conexant公司擔任過領導職位，負責管理諮詢。他獲得哈佛大學企管學院的MBA，以及倫斯勒（Rensselaer）理工學院的電子工程科學學士學位。

Bibaud表示：「與Altera團隊一起工作，有很好的機會充分發揮可編程設計邏輯的優勢，在通訊領域實現客戶成功。通訊是非常活躍的領域，充滿創新，是當今行動社會的核心。Altera在客戶成功方面有著非常出眾的記錄，定位在為支援下一代系統提供最新的解決方案。」

mister_liu

2012-06-06-明導國際今天宣佈，日立公司(Hitachi, Ltd.)已採用Olympus-SoC™ 佈局與繞線系統開發大型ASIC晶片，並已成功達成40奈米、9000萬邏輯閘設計的投片。

& f2 n- D# V7 V- E* G2 J日立公司資訊與電信系統部門MONOZUKURI創新中心的資深總監Kazuhisa Miyamoto表示，「日立透過採用Olympus-SoC的大型展平(flat)模式功能，輕鬆達成了9000萬個邏輯閘設計的時序收斂。Olympus不僅能夠更容易、更快速達成設計收斂，還能得到更好的結果品質。明導國際與我們的研發部門保持密切溝通，每當我們遭遇困難時，都能迅速提供支援。能以Olympus-SoC成功完成投片，對我們的業務發展來說深具意義。」
' K# F  e/ U4 O
Olympus-SoC佈局與繞線平台的獨特、專利架構是專為解決大型、複雜IC設計問題所開發。Olympus-SoC擁有非常精簡的資料庫，能以展平模式處理具備數千萬個邏輯閘的全晶片設計。再結合原生多角多模最佳化技術，能改善大型晶片和多模多角情況的時序和訊號完整性。此系統亦提供多電壓、低功率設計的完整支援，包括時脈樹最佳化和漏電流降低的先進演算法。Olympus-SoC繞線器也可用來處理先進製程節點的複雜設計規則檢查(DRC)和可製造性設計(DFM)需求，包括樣式比對和以優先級為基礎的(priority-based)建議規則支援。Olympus-SoC系統可與Calibre®驗證和可製造性設計(DFM)平台緊密整合，能以簽核驗證 解決設計階段的製造變異性。
* h7 F* K3 Z& h9 l- `
) A, L$ J' ?6 Q1 E明導國際佈局與繞線部門總經理Pravin Madhani表示，「許多以舊式架構為基礎的佈局和繞線工具，到40奈米和28奈米節點就已不敷使用，因為它們無法協助設計人員克服千萬個邏輯閘設計的複雜度，以及高效能與低功率挑戰。Olympus-SoC架構是專為因應更小幾何節點的容量、效能和低功率需求所建置。Olympus-SoC還能與Calibre緊密結合，讓設計人員建立可滿足晶圓廠所有簽核需求的“第一次就正確”設計，不再需要耗費高成本進行重覆設計。」

ritaliu0604

客户 a start up company with innovative technology
地点 Shanghai

* J5 o$ H- ^+ a. W+ _1 \4 _0 O职位要求
* o$ k1 Y1 P7 D5 B8 H4 L7 A5 + years experience in ASIC design -> must
· MS in Electrical Engineering (or equivalent) is a must have
9 b1 e7 D" E/ r1 z· Experience with WIFI baseband/MAC or related wireless baseband technology desired -> plus
· System on Chip (SOC) Integration Experience, including AHB/AXI, CPU integration -> plus
6 p1 }5 K( c7 G+ Z/ U1 x! F5 x. z· Experience with interfaces such as SPI, SDIO, USB -> plus
& f3 R- c6 J0 R( e· Working knowledge of networking protocols such as TCP/IP, 802.3, 802.11 -> plus
· Must be expert in Verilog RTL language -> must
" d5 ~$ P6 d* E2 U. C& Q) w) T· Must be familiar with the ASIC design flow from RTL through synthesis, including the tool flow. -> must
· Verification experience – Verilog, System-Verilog, Coverage Analysis -> must for verification engineer, plus for design engineer
% S1 F4 ~+ U. o) k· FPGA emulation experience -> plus
· Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging -> plus
· Experience with digital backend