SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010
% \1 p3 F( N6 D) Y9 s1 L |
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/2010' ]4 O; x2 n' c# o. K2 c
|
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0+ }$ r5 L. v) w3 _4 X; a9 F
| 6/11/2010
o6 T7 V" _* E- K0 l( `* J |
Synopsys to Acquire Virage Logic ! S7 \3 w* U+ _& y
| 6/11/2010 + f5 M$ H3 k1 n" w7 J9 {( N, }
|
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard
& q) G9 Q i$ ^# M9 y9 J& a7 P: S C' ? | 6/7/2010
: S9 x$ Q- V8 L+ ]0 Z# c |
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs ! c. ?( s# p6 G2 C4 x* V& _' ]
| 6/4/2010 ! H! ~/ k$ o0 ^7 k" k- t+ j, \
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards"
( }. h% N$ \. n; L9 r0 I | 6/4/2010 ; g8 m; W0 b# A9 [# S
|
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology $ H$ M! M) A; c% w
| 5/13/2010 % {0 ^5 R% t2 j& l* M0 \
|
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm . S* d; [3 T" C0 i
| 5/7/2010 1 x3 i% T! `% ]. f3 p$ m/ _( U
|
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature 4 i/ r0 J; ?/ J
| 5/7/2010
! H- A3 C& Y2 Q; b, A |
Synopsys Launches Industrys First MIPI DigRF v4 IP ! C" M- X% L" b* h! D3 N
| 5/3/2010 : J4 k( @4 M! _- {2 d! V L" Y, H
|
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces
5 H4 T6 d+ F1 w8 t8 B | 4/28/2010 8 k& Y( V# \2 f* Z- y6 k3 O
|
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs
- r6 G2 t; ~5 ~2 \8 B | 4/22/2010 : `( U; l2 D, g* x2 n3 Y+ o6 f2 Z
|
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
8 C* G0 W3 `+ \6 ~1 s | 4/19/2010
_ X3 t% B! K) _( A; X3 f |
Synopsys Expands IP OEM Partner Program with Two New Members
2 }+ U2 t: T6 n! U | 4/14/2010
& ^. x6 ^$ w* k X$ J |
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY
! i' N" C' s4 q# k0 o( p | 4/7/2010 ) R1 @2 @6 y2 ^- K2 {
|
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification S% {2 C4 }# `
| 4/5/2010
! a" Y0 f) J/ T$ j |
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family
- l/ {$ @, l F" X | 4/1/2010 + x& x, a; ^3 `3 s' `! m/ |' F
|
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product
& f, v1 D4 y" G) Z- G | 3/30/2010
' w+ O$ N& u: {$ ^, `+ O( \ |
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route
+ I+ ]5 G% L" b1 x) n: R | 3/29/2010
: C+ B$ s; `3 H y% j3 R6 c |
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions
( q$ P( ~# T( @ | 3/23/2010 d6 u2 I, w# s% k) I0 R0 r1 W7 q
|
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development
: m; I2 ~: i( y& c7 o' Z" |' \ | 3/23/2010 8 x+ r9 x" @, o. X' P
|
Synopsys Completes Acquisition of CoWare
# T; P/ i. c4 x& H. B: S* H | 3/23/2010
; n& n& s+ n& h4 t3 v |
IMEC and Synopsys Collaborate on 3D Stacked IC Development
+ L! ~. @( q8 t- f& Y1 Z4 } | 3/10/2010 # x* c9 I+ h1 [! N' v1 ?
|
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction
" u' a! S) g, t3 R: k | 3/10/2010
# B0 T3 N9 M. D% S. ~ R) @! H |
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical / K. P$ i3 ~4 I7 o" t
| 2/9/2010
) w( f/ o. V8 M# d4 R( R |
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services
; H8 V$ ^5 @8 c8 h& b. V, g2 Y% A | 2/8/2010 $ T! Q1 Z5 J5 P2 m0 Q* D5 c2 {! S
|
Synopsys to Acquire CoWare * S; N, s5 B, T# y
| 2/8/2010
9 S4 T& x) C" c6 L8 G" K |
Synopsys Acquires VaST Systems Technology
' s$ m* x- l( ?1 n | 2/3/2010 3 E+ f+ b* z4 P* t6 L& N
|
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions ) i: E/ n Q4 L8 i% z5 }
| 1/25/2010
/ D b' `: Z9 e3 s |
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies " [& R& s0 S& ^0 |
| 1/25/2010
7 E% u6 @2 R! M2 t$ v9 | |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology
9 ?0 k) g& |2 N" K7 g, r | 1/25/2010 % |/ ]( T; [% T( J
|
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs
9 P/ Q0 K( g9 Q4 \6 u* Z | 1/13/2010 ' z- y8 Z" _1 z( `7 g
|
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models
! k* ~: p+ m* e2 ~' s8 Y( l+ K | 1/12/2010 : t6 c& M& k! R' x7 _$ k
|
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X 1 x$ E+ E, ?, I
| 1/11/2010
5 o: O1 P# {$ ]- |, W& k |