IP development & verification engineer/AM 請進來交流最難職位任職要求！

tk02561

招聘公司：A famous IC company
工作地點：Chengdu
! X% U4 K5 b/ T$ f6 d! }& T" r4 Z
崗位職責描述：
+ j3 Y* a! D2 T6 N0 l; M* i8 B1 m8 B: }* k1. IP整合，合成，驗證和修正；
) w/ I5 t9 j( ~6 D0 N/ h2. FPGA平臺的搭建及基於FPGA的系統驗證；

2 s3 K7 ^2 d) b+ Q9 \, O8 c5 K" S職位任職要求：
* V# c/ x/ ~' \! R1. 微電子/電子工程或相關專業本科、碩士及以上學歷;
/ K# l1 U% \7 L, j' y% b0 d; p5 E2. 良好的數位電路設計及模擬技能;
3. 有在FPGA上通過Verilog語言開發及驗證IP的經驗;
4. 有digital video processing(數位視訊處理) IP開發及驗證經驗者優先;
5. 有C/C++/Matlab設計技能者優先。

ranica

招聘公司：A famous IC company
' n" Q& }) H/ u# O' L1 v招聘岗位：VLSI Sr SOC Engineer
工作地点：shanghai

& l7 w% w  L, y岗位描述：Job Responsibilities:
) B+ ~  f2 ~* Z) ^- Y- k) h/ A$ r5 |Reporting to the SoC manager, the candidate is expected to be responsible for following tasks:
6 c+ y9 r: ]; K; I4 X% P& z; }( K8 r- Develop state of art 45nm complex media processor SoC products with embedded cpu, memory controller, media processor and various mixed signal IPs
- Work with other cross functional teams in China and overseas to specify, design, validate and improve SoC quality and timeliness to production
- Participate in SoC architecture definition, SoC integration and verification
: d# W( {  X5 x# @" g- Create and optimize DFT structure, STA constraints, pad & package selection
- Work with physical design team to ensure a successfully implementation until tape-out by performing RTL rule check, LEC and power analysis etc
; s; ]# f5 K, _# T& u! m3 ]0 R1 _. p
职位要求：Job Requirements:
+ Bachelor degree in Electrical Engineering or related area, MSEE is preferred.
+ 3 years or above experience in ASIC/complex SoC design or verification.
+ Familiar with hardware description languages such as Verilog, System Verilog and VHDL
1 q1 M! a( g/ p* z2 w+ Knowledge of script language, such as Tcl, Python, Perl are required
8 K: ]3 m2 r7 G7 g( h! J+ Familiar with IC design & verification tool flow with hands-on experience in DC, PT, NC-Sim and/or Spyglass
+ Good English and communication skills; will need frequent communication with foreign team.
  a3 ]8 i2 _( Y) p8 [/ v$ ?! }+ Experience related to video/audio decoding, process technology and reliability qualification is a plus

ranica

招聘公司：A famous IC company
; S' y  k2 @, M; L招聘岗位：Sr. Audio Design Engineer-DFT
工作地点：shanghai
3 P" \- e, A# d" T8 g# u
岗位描述：
+ l1 I  k3 f; D2 ?0 p% A8 z1.Toplevel integration and verification of IP deliveries
6 _7 H3 w  F0 e, w, Q2.interact closely with the Audio IP team (Freiburg, Germany)
3.Support DfT team during integration
  S/ D. a( V8 P' q  S4.Support Test Program Development
5.Support frontend and backend team through the whole design flow until tapeout (in Freiburg, Germany and in Shanghai)

  A: h0 ]) Y& F职位要求：
- @8 i/ g& u- R" L8 z5 J: sQualifications: (Education, Experience, etc.)
7 e. r4 }$ h/ K, D1.Bachelors/Masters degree in Engineering (Electronic Engineering) or equivalent
/ x9 F+ P6 ~5 ]) g$ x6 O2.Experience in standard EDA Tools and Methods (Design Compiler, RTL Compiler, Primetime etc.)
8 S7 `  {* Z% Z' f( l4 ?" ^/ s3.Experience in RTL coding (Verilog) and verification
- f" T5 J+ l6 D+ J- {+ F0 ]1 x2 F4.Experince with structural test (Scan, MBIST)
0 J7 v; i# E; w: B$ F; u4 c! C! c5.Candidate must be able to work independently and interface with various groups
, j$ q3 M. R% M, S6.Spoken language: English fluent
7.Ability and will to travel

ranica

招聘公司：A famous IC company
招聘岗位：(Sr.)IC DE(DAV)
. y1 N0 ^- B7 U8 c- B工作地点：chengdu

" s  D  e/ r" ], y/ O4 }岗位职责：
1. LSI的逻辑电路设计;
: F. I# K' j3 ^2. IP整合，合成，验证和修正；
3. 综合、静态时序分析；
4. FPGA平台的搭建及基于FPGA的系统验证；
5. 系统整体验证及调试，芯片的测试等。

职位要求：
5 q8 G% E& {. Y) ]$ ]# N  g1. 微电子/电机/电子工程或相关专业本科、硕士及以上学历;
" Z: j- k& p# r# q% ~2. 3年或7年以上IC设计工作经验，具有视频，通讯等芯片设计经验；作为Leader开发过一个项目者更佳;
3. 熟悉数字电路正向设计，包括Verilog-HDL硬件描述、综合、仿真等;
: I& H3 R7 H' J- C4. 熟悉C语言编程；
/ f0 G% y! ~9 l$ q" T5. 能熟练使用Xilinx与Altera FPGA开发工具;
6. 熟悉逻辑综合，时序分析，Verilog仿真等IC开发环境。

ranica

招聘公司：A famous IC company
) ~! _/ a. E# m7 b% }, b* z: X招聘岗位：ASIC Engineer of SOC and Video system
工作地点：shanghai
8 @" a4 i1 o# ^5 e
' H3 `2 K: c" C. ~! P岗位描述：Responsibilities:
- SOC design
/ p; T# N0 `; k. t0 K9 @SOC methodology define and control
Lead and audit block level synthesis and timing closure
2 ?1 C% p( i. j3 jTop level synthesis
Top level STA (define SDC and be responsible to timing signoff)
7 \$ {$ X) c; QUnderstand DFT flow, can do necessary support
# |$ _9 u$ E8 n  h/ W" ?% }- Video design
; f. o' I1 r* Q! y& RIP level Micro-architecture, RTL Design, Verification, Synthesis and timing closure.
Solid knowledge and experience on video block design and debug
/ h: F  D0 Q6 U3 S- ^8 ITop level architecture, including clock/reset structure, address mapping, bandwidth analysis, etc

职位要求：
# T- \+ i4 X/ w; KMust have:
& J. u1 w! D; Z7 ?$ xBSEE Degree or above
3 or 5 years of experience in ASIC design
Familiar with industry synthesis/STA/formal tools
Familiar with at least one of script language such as perl/tcl/shell
; _7 U5 ]% B$ a% kSolid RTL design experience, better in video system
+ {9 |6 e; K$ {. @Self-motivated in solving problems
Good communication skills and fluent in English.
Good team player.

ranica

招聘公司：A famous IC company
2 n: ]) j6 H1 D- r) p招聘岗位：IC Logic Design Engineer (Video R&D)
工作地点：Shanghai
4 z9 z& F. ?8 M' D9 x/ [* ^7 x* E5 t; e
0 N) a9 u2 V9 q( _/ v! T岗位描述Job Duties:
# \7 d: {2 V3 ^
& q3 p( P/ c4 F6 t" X· IC logic design (Front End) for Video Quality Processing ICs or SOCs (System on Chip), including Video Algorihm development Verilog RTL coding, Syathesis, StatiTiming Analysis, Integration and Verification, FPGA emulation adn C/C++ Modeling.
  f; ]. d+ d+ U* p
' R; d9 [7 T; p. V  R8 Y职位要求Qualifications:

· Education: Major in EE or related, Master or above.
( o6 O3 w: `4 W: q· Familiar with EE logic design flow, such as RTL coding, simulation and synthesis.
* ~1 a# d0 v7 Y5 p6 S· Can write C mode and RTL to implement algorithms.
6 o* z5 V4 c, m. i% X3 O7 G· Working experience preferred, but not a must.
7 F. \$ }7 k) Z& P, Q4 P) m· Familiar with TV system and video processing algorithms is preferred, but not must.
· Good personal characteristics as an employee good communication ability and co-work sprit

ranica

招聘公司：A famous IC company
) M, F. g) g7 n, j$ I; M招聘岗位：Senior IC Physical Integration Engineer
工作地点：Shanghai
& J" h% @) ]5 Z( z) D6 e# u' s
  ^% e, J* \6 I/ Y+ A4 k岗位描述Job Duties:
9 p: |3 I, @' V; |1. To execute circuit and final physical implementation related technical tasks in projects including, but not limited to IP ownership and integration, ASIC physical systems and circuit implementation, ASIC characteristics verification and validation and device interconnect verification.
( M% m. _- G) ~7 z# x0 D
职位要求Qualifications:
1. Bachelor / Master degree or above.
2. 5+ years experience on physical implementation and circuit design.

ranica

招聘公司：A famous IC company
招聘岗位：ASIC CAD Engineer
工作地点：Shanghai

岗位描述Description of the Role / Responsibilities:

Participate in the design and implementation of the leading edge ASIC chip.
Your focus is on design flow
Ensure the design methodology correct and improve automation and productivity. The main flow steps include:
& C$ @6 F2 l0 sFE: Synthesis, Simulation, STA, Design Check and memory compiler etc.
BE: Place and Routing, Physical verification, Signal integrity, Power analysis etc.
Another important part of the job is doing support to FE /BE team.
5 H! P* P. G& |$ \' x/ n- [! XWhen they have a real design issue and can’t solved by themselves, you may be asked to jump in for debug and find a solution. Usually you will work with EDA vendors on such case.
Responsibilities besides support project work also include interfacing with other implementation experts across different development locations, and driving the continuous improvement of advanced implementation methods to Trident digital TV and Set-Top-Box projects teams.
& R; L0 ~5 D! m
职位要求Experience and Skills Required:
Essential
Major in Electronic Engineering or Computer Science.
Master (or Bachelor 2+ years related experience)
Strong programming skill with one or more following items( Perl,Tcl, C/C++ etc).
& j$ C, Y, L+ |% EExperience with industry standard development EDA tools and flow.
* G+ K- P6 D- e& Y5 Y8 r/ j9 JFE engineer: DC, RTL Compiler, PT, Conformal LEC, NC. VCS
: T, a( h% V5 i2 D/ Z- LBE engineer: SOC encounter, Apache Redhawk etc.
Good written and fluent oral English.
, F- i  l' w/ p. _( kGood communication skills and team work.
7 ^- T; b, t$ {6 `- k4 O$ b" G
Desirable
5 P- z1 E+ y- J4 S0 yReal ASIC project experience as a FE or BE designer is a plus.

ranica

招聘公司：a top 15 semiconductor company
招聘岗位：System Engineer
工作地点：Beijing

2 U6 s2 k# [: X" c岗位描述：
1 Q7 v% P+ b0 H+ t' @' VResponsibility: - Develop reference platform for image processing with XX products and third party IP/products. - Work closely with AE on demonstration system for XX customers. - Develop full functional reference platform for image processing - Deliver image processing reference platform user manual and related documentation. - Develop relationships with IP provider. - Deliver image processing reference platform training.
* I% \3 _, e4 F- m( M- {. @
职位要求：
Requirement: - MS in EE/CS. - 3 year+ experience for MSEE and 1 year+ for PHD. - Strong FPGA and Embedded firmware experience and skill - Strong background and experiences of system design in both hardware and software level - Strong background and experiences of image signal processing is preferred. - Strong background and experiences of PCB board design is preferred. - Good spoken and written English - Ability to work independently with multiple teams to meet complex objectives - Self motivation, good team player and good communication skills

ranica

招聘公司：A famous IC company
招聘岗位：Software Developer – SPICE Netlist Parsing
- h4 g- s% F4 Z. }$ o( @5 z+ A工作地点：Shanghai
) K6 S# U" e( J4 t9 i
岗位描述：
6 m0 j9 p- l3 Z+ fJob Description Develop and maintain the SPICE netlist parser for IC-Package-PCB co-analysis
- V1 T- j+ m) p
职位要求：
! O& D0 ?4 r- M# b& F/ C. {Qualifications Strong knowledge of Lex&Yacc, C/C++ programming skills Experience with the algorithm and implementation of large data parsing, handling and processing Experience with SPICE simulation is a plus Good communication (written and verbal) skills in English BS, M.S. in Computer Science or other related areas

ranica

聘公司：A famous IC company
招聘岗位：Software Development Engineer
工作地点：Shanghai

岗位描述：
# H% Z0 U1 D! y/ X7 }Responsibilities: Develop application software tools to enable Application Engineers and IC design house, foundry, OSAT customers to do test program conversion, development and optimization on V93K platforms. Develop production solutions for XX customers to improve their production efficiency. Develop conversion and other productivity tools to improve Application Engineers’ efficiency, make the tool as generic as possible and reusable. Work with cross functional teams to collect and understand internal and external customer requirements. Do solution architecture design of complex software solutions. Do software coding, following with SW development process. Contribute idea to improve the effectiveness of the SW team and Application development center.

职位要求：
. \  u" }& L: |& W4 {. pQualification (Must): 1. Bachelor degree in computer science or related 2. 5+ years experience in software development 3. Excellent programming skills in Eclipse or Java 4. Strong C/C++ programming skill 5. Strong knowledge of software design & development methodologies such as , OOD & OOP, design pattern 6. Familiar with iterative development method 7. Familiar with Linux platform software development 8. Positive attitude and good communication skills, good team player 9. Strong verbal and written English skill 10. Basic knowledge on electrical engineering 11. High Passion; A quick learner under heavy pressure 12. Flexibility to travel internationally Desired: 1. Master degree 2. Knowledge in semiconductor test systems 3. Experienced in product development 4. Perl programming skill 5. Good project management skill

ranica

招聘公司：A famous IC company
: \6 u& w$ h4 Y% ]招聘岗位：Engineer, Technical Lead Software
& G% G/ a* r, G1 Q: b  a, r3 n工作地点：Shanghai

岗位描述：
Job Function Design and develop software and firmware for ABU SOCs. Performing customer support job functions.

职位要求：
Skills/Experience - 4+ years in embedded firmware development - experience in networking protocols - experience in C and Linux programming - good knowledge in RTOS Responsibilities Education Requirements - Master in EE or CS.

ranica

招聘公司：A famous IC company
招聘岗位：Program Manager
+ T. \7 u9 D/ Y- ^7 v( }工作地点：Shanghai
2 ~, m  }  y' f2 c7 ]1 s
岗位描述：
% K8 s, o  u2 L" f0 h* j5 xJob Description (tasks and responsibilities): The Program Manager will manage cross-functional teams in China and headquarters to complete the semiconductor IP and product development from concept to releasing it to production. Responsibilities will include: • Overall responsible for managing semiconductor IP and product development from concept to releasing it to production • Follow product life cycle management framework to carry out development • Form IP and product development teams including digital design, analog design, systems/validation, SW engineers and QA engineers • Complete detailed development plans including cost & ROI analysis, identify & mitigate risks, and carry out reviews • Interface with Marketing and Sales to ensure that product deliverables are identified and agreed to • Manage all the activities of IP and product development teams • Report status of the project on the weekly basis • Address customer issues related to the IP and product • Provide leadership in product development and technology competency

% F8 o/ {  S+ I: [; t职位要求：
5 j8 o8 ?+ l) s; y9 W* DJob Requirements (education and experience): • 10+ years of experience designing and implementing video/image processing semiconductor IPs and products, with at least 5 years program management experience and exposure to the full development lifecycle • In-depth knowledge of video codec (MPEG2/4, H.264, AVS ) and image singal processing • Track record of having delivered complex IPs and products from concept to production • Proven experience in managing cross-functional development teams • Proven experience in developing consumer electronics products and supporting global customers • Excellent organizational, leadership, decision making, human relations and written and oral communications skills • Detail oriented and sound judgment on technical matters as well as team dynamics

ranica

招聘公司：A famous IC company
9 h$ ]- R- G" y2 s* B- R/ ~招聘岗位：Sr digital design engineer
工作地点：Suzhou

岗位描述：
岗位职责描述带领团队完成functional block划分与设计。 数字电路芯片和模块的规格制定 用Verilog语言实现电路功能，仿真并验证电路的功能 对模块进行综合，并分析时序 分析代码覆盖率
6 W1 `6 Q$ ~; U6 O
职位要求：
任职要求基本条件 ¬--本科及以上学历，五年以上相关工作经验，有闪存控制器经验优先。 知识技能 --了解IC 设计流程； --熟悉architecture定义，能够划分合理的功能模块； --具备RTL设计经验，逻辑思维严密； --具有良好的debug能力和问题定义的能力； --ARM相关芯片的开发流程

ranica

招聘公司：A famous IC company
* |9 C9 l* q" A( D0 M: i0 U7 |  T招聘岗位：数字前端实现工程师
4 M) E+ w# W, _! D5 {' z2 |工作地点：Beijing
: x' G8 U  z7 [/ P3 T
岗位描述：
+ ?# Q* D: |! E' N职责： 负责芯片的逻辑综合，从RTL到Netlist的实现。 参与部分DFT工作。 负责SDC检查维护，前后端设计沟通，。

职位要求：
' |; S8 d; Z4 c9 r" ~要求： 精通DC,PT，熟悉Verilog，SDC。 有过实际TAPEOUT经验,两年以上工作经验。 有DFT工作经验者更佳，对后端流程有一定了解。 具备团队合作精神和责任心。

ranica

招聘公司：A famous IC company
招聘岗位：数字前端实现工程师
工作地点：Beijing

! N( H7 }6 p7 z, }岗位描述：
职责： 负责芯片的逻辑综合，从RTL到Netlist的实现。 参与部分DFT工作。 负责SDC检查维护，前后端设计沟通，。

8 f% I* o# B3 D1 q  d" }/ i) m4 }职位要求：
要求： 精通DC,PT，熟悉Verilog，SDC。 有过实际TAPEOUT经验,两年以上工作经验。 有DFT工作经验者更佳，对后端流程有一定了解。 具备团队合作精神和责任心。

ranica

招聘公司：A famous IC company
招聘岗位：Senior / Staff ASIC DFT engineer (MCE ASIC)
工作地点：Shanghai

$ N6 Z* j# p6 W! A& y岗位描述：
Description: Sr. / Staff ASIC DFT design engineer Focus on DFT design & debugging of leading-edge large SoC.

& e$ A* W2 c/ ^1 @职位要求：
4 f, y3 F' {& u8 F6 w( hQualifications: 1. BS (MS preferred) in microelectronics, electrical engineering or equivalent with 3+ years of DFT design experience, preferably with large SoC chips. 2. Handy experience on scan, mbist, boundary scan, ATPG and analog DFT, with Mentor/Synopsys/Syntest tools and RTL/gate simulation. 3. RTL design and STA experience is a strong plus. 4. ATE tester experience is a plus. 5. Must be able to communicate in both written and spoken English 6. Good team work spirit and communication skill.

ranica

招聘公司：A famous IC company
招聘岗位：Senior / Design Engineer ( Flash IP)
1 Q' R9 L0 |3 s9 G' @* Q: C$ i8 V# o- {工作地点：Shanghai
% q, B6 K7 a" G  \/ Y+ J* d& y
5 N) h8 C% f, B6 e岗位描述：
3 b6 D* b! I! U2 IJob Description and Responsibilities: -Design and maintain Flash memory IPs; -Support user / customer to use XX embedded flash IP.
# M# Z5 D* X: K9 \* T. g, H$ i
职位要求：
, F) p' X5 Y4 ?5 d+ j" h. ~' GKey Competency Requirements: -Technical knowledge in IC design methodology; -Experience of non-volatile / flash memory, MCU analog IP design a definite advantage; -Knowledge of Verilog, Synopsys synthesis / simulation tools, HSPICE, Cadence Design Entry, IC layout tools, Dracula, Silicon Ensemble or other equivalent tools. Education and Experience Required: -Bachelor degree or above in EE; -More than 2 years of analog design experience; -Preferred:Some Analog/Layout design related experience; Some Process/Technology related experience.

ranica

招聘公司：A famous IC company
( P3 q$ w, B% [$ i! l  c招聘岗位：DFT team manager (MCE ASIC)
工作地点：Shanghai
" k' x& p1 K* ]* a" j
/ N: U' ]6 I' j" U7 h- ]# M4 _岗位描述：
Qualifications: 1. BS (MS preferred) in microelectronics, electrical engineering or equivalent with 5+ years of DFT design experience, preferably with large SoC chips. 2. Handy experience on scan, mbist, boundary scan, ATPG and analog DFT, with Mentor/Synopsys/Syntest tools and RTL/gate simulation. 3. Good communication skill in a multi-national multi-team working environment. Experience with ATE tester and Production Engineer is a strong plus. 4. RTL design and STA experience is a strong plus. 5. Fluent in both written and spoken English

$ |! Q( Q* r, S0 A. Q/ q职位要求：
+ a9 a# E7 v9 {* x, L# ^: E: [Description: DFT team manager Focus on leading the DFT team for DFT design & debugging of leading-edge large SoC, and work with Production Engineering team on large volume production.

ranica

招聘公司：A famous European IC company
: e5 q8 H0 ]; W8 v招聘岗位：Senior Digital Design Engineer
工作地点：Shanghai

. {) Q( A1 D7 f* @岗位描述：
, K0 R  \: M8 ?0 r+ u- m6 L. T  u- Define specifications in cooperation with international teams - Design and verify digital circuits for mixed-signal application - FPGA-based verification of digital circuits - Estimation of efforts and schedules for design projects - Close cooperation and interaction with international teams
: [5 r4 D" v- @* Z! l
职位要求：
Requirements: - Bachelor or master degree in Electronics, Communications, - Computer Engineering or equivalent, 2+ years - Strong background in digital design and verification - Experience in working with FPGAs - Flexibility and open-mindedness; Self motivated, excellent communication skills and a real team player - English written and verbal; - Willingness to work and interact in international teams