|
招聘公司:A famous IC company$ r" o. \1 R2 y! Q9 \
招聘岗位:ASIC CAD Engineer5 ^" Y& @1 c" N y
工作地点:Shanghai% n% A' F9 o H: \# `" \; y
$ s2 U' G7 R9 R# x% {2 q' {
岗位描述Description of the Role / Responsibilities: v: f; @0 d! f0 h1 c- s
: |9 ]( T- Q1 {5 m2 y( o
Participate in the design and implementation of the leading edge ASIC chip.9 ~0 e! M1 h& C. n6 W# _
Your focus is on design flow . ^# t" Q4 u6 H. w# D$ T
Ensure the design methodology correct and improve automation and productivity. The main flow steps include:
& C$ @6 F2 l0 sFE: Synthesis, Simulation, STA, Design Check and memory compiler etc. . X1 Q' r# b1 s
BE: Place and Routing, Physical verification, Signal integrity, Power analysis etc. : C& g7 x$ k1 y! f7 {9 j$ H
Another important part of the job is doing support to FE /BE team.
5 H! P* P. G& |$ \' x/ n- [! XWhen they have a real design issue and can’t solved by themselves, you may be asked to jump in for debug and find a solution. Usually you will work with EDA vendors on such case. ! C5 ^5 P6 ` z, x
Responsibilities besides support project work also include interfacing with other implementation experts across different development locations, and driving the continuous improvement of advanced implementation methods to Trident digital TV and Set-Top-Box projects teams.
& R; L0 ~5 D! m" d0 x9 _. r1 E$ B5 ]/ Q4 }
职位要求Experience and Skills Required:" E2 v7 r+ w ~, R c/ v, j
Essential/ l+ }6 r% o0 j8 `( V7 C& z
Major in Electronic Engineering or Computer Science. # U! Q7 J$ |& Q: B4 Z' j" O
Master (or Bachelor 2+ years related experience) # L2 x, N: A: Q s
Strong programming skill with one or more following items( Perl,Tcl, C/C++ etc).
& j$ C, Y, L+ |% EExperience with industry standard development EDA tools and flow.
* G+ K- P6 D- e& Y5 Y8 r/ j9 JFE engineer: DC, RTL Compiler, PT, Conformal LEC, NC. VCS
: T, a( h% V5 i2 D/ Z- LBE engineer: SOC encounter, Apache Redhawk etc. ) `+ N; `3 n+ T( p% @, |& u0 S: M
Good written and fluent oral English.
, F- i l' w/ p. _( kGood communication skills and team work.
7 ^- T; b, t$ {6 `- k4 O$ b" G. y' p, Q2 q- C% i$ Q
Desirable
5 P- z1 E+ y- J4 S0 yReal ASIC project experience as a FE or BE designer is a plus. |
|