|
Date: October 15, 2010 - October 21, 2010 4 V/ l& U4 d* m. w4 v
Location: Taiwan, Japan, Korea / z/ E2 @$ ^" b& V9 P5 _& E
9 o! N7 s- N2 S3 I- z; z/ u3 b
6 `% Y$ n1 ?0 t0 LPower Methodology from RTL Design to Chip-Package Sign-off
% C" n0 X0 L: B6 a% ^3 a& l. ROverview
1 M$ ~* e$ P- kIn this full-day multi-track technology seminar, Apache Design Solutions, along with industry leaders, will share proven methodologies for addressing the most critical design challenges faced by engineers today – power and noise management for electronic designs. Presentations include technology roadmap for 28nm processes and beyond, advanced reliability solutions for electrostatic discharge (ESD) and dynamic electro-migration (EM), and 3D-IC design impact on power, signal, and thermal integrity. Afternoon tracks provide in-depth technical discussions on two key requirements for design methodology – achieving ultra-low power design targets while maintaining design integrity, and meeting system cost and performance needs through integrated chip-package-system design flow. Both presentations will walk the audience through a complete flow using real design examples to provide practical use information that can be applied to their current design projects.
4 N [. s, Y8 e- W9 U E" b+ `: o' r! |+ j4 n8 q) j
Taiwan |
|