Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 4688|回復: 5
打印 上一主題 下一主題

[問題求助] 電源工程師/月薪6-9萬/汐止

[複製鏈接]
跳轉到指定樓層
1#
發表於 2010-1-20 10:02:48 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
我是1111人力銀行獵才部門的Kate。很榮幸您看到我刊登在此的職缺,希望能夠符合您想要找的工作,謝謝您花時間閱讀這則職缺,若對此工作有任何問題都歡迎您和我連絡:msn: muchahsieh@hotmail.com

Power Engineers (3-5 people)

(1) 3-8 Years of experiences in LIPS design with Power experiences upto 200W and above.

(2) LIPS experiences is of primary importance.

(3) Enter as Senior engineers with chances to be promoted later on.

(4) Months pay at around 60-90k/month  x15

補充: 1.大學以上學歷,  目前這個team是新的, 上面只有一個RD 協理, 及二個工程師

          客戶不限定為大廠出來的, 因為規模不大, 所以工程師要比較全面性 的研發能力, 要能積極主動, 拼勁要十足

          2.工程師需俱備工作上使用的英文能力, 但若是英文程度好,學經歷都好者, 就有機會成為主管
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
發表於 2010-2-1 14:57:35 | 只看該作者

Sr. Power Management IC Designer

a top 15 semiconductor company
地点 Shanghai

职位描述
Design system level power architecture to meet product requirements from standard to application specific products for the broad application areas Design and develop mixed-signal integrated circuits(analog, power and digital blocks). Using sub-micron BiCMOS and CMOS technologies, responsible for transistor and toplevel design and simulation of monolithic DC/DC regulators and controllers, Low Drop-out regulators, Op-amps, Regulated Swtich-Capacitor Charge Pumps, and other application specific functions. Required to troubleshoot and evaluate all silicon revisions to specifications. Required to interact well and provide mentor and support to junir designers of the development team; design, test, applications, marketing and product engineering, through all phases of new product development. This position entails leading and supporting mask design specialists to complete custom analog layout for low to high power integrated circuits to ensure successful tape-outs. Customer interaction may be required to help define specifications for new product development.

职位要求
BSEE with minimum of 7 years or MSEE with minimum of 5 years analog design experience, which must include: -experience using Hspice, Pspice or other simulation tools, -performed or supported analog layout, -used CMOS and BiCMOS process technologies, -experience with ESD in sub-micron CMOS and BiCMOS technologies, -experience designing any or all of the following: amplifiers, comparators, DACs, ADCs and bandgap and sub-bandgap references,

Different basic DC/DC power converter topologies; buck, boost and buck-boost, -Use of either voltage or current mode control techniques in DC/DC regulator design and conducted the small signal analysis of both, -LDO and Switch-capacitor regulator design, -High power monolithic DC/DC switching regulator,, -System level design management of larger integrated products, -Cadence schematic entry, -Cadence layout tools, -DC/DC switching regulator PCB layout, - Good command of verbal and written English

公司简介
NO. 16 - a global semiconductor company before the 15th national congress of the world's most famous American, and precision analog circuit is one of the manufacturers. Simulation of IC products of the strong. Using simulation of the development of electronic engineer IC do one of the temple. Welcome to join the world's top companies, welcome to contact us!

意者請以 resume 與 chip123@chip123.com.tw  聯絡!
3#
發表於 2010-2-1 14:58:48 | 只看該作者

Technical Leader in IC Field

A famous American IC company XX半导体公司生产高性能IC产品,用于数据传输、远程通讯、PC和军用系统。
地点 shanghai

Primary Responsibility

Do overall architecture design of the Programmable System on Chip (PSoC). The candidate shall have strong design background and architect capability. Need drive IC flow from design view: include define, design and develop the chip. In addition, work with marketing team to estimate the complexity of new chip and provide the accurate information to upper managers for feasibility analysis.

Job Description

Work with marketing team to determine product specifications, estimate design complexity and define the architecture based on the requirements.

Support program manager to drive IC design flow: interactive with IC designers, system engineer and application engineers on datasheets and specification documents.

Work with IC designers to implement the product, evaluate silicon and compare to the original design proposal.

Requirements

Strong IC background: 8+ years experience in IC design, mixed-signal and SoC system design.
A keen understanding of SoC system, especially MCU and mixed-single architecture
Multiple products have been silicon proven.
Good problem-solving ability with strong presentation and communication skills.
Strong English communication skills with international groups at different locations.
Management experience is plus
4#
發表於 2010-2-1 14:59:42 | 只看該作者

Design Center Manager in IC Design Field

A famous American IC company XX半导体公司生产高性能IC产品,用于数据传输、远程通讯、PC和军用系统。
地点 shanghai

Primary Responsibility

Responsible for directing and controlling the China Design Center to meet company plan. Activities: department resource utilization, new production development, and location market support. Co-operate with different functional organization.

Job Description

Develop and manage China design team: including scope, resource, requirements and budget, schedule, and support new project from initial concept to final market.
Responsible for interacting and communicating across functions worldwide to insure all details of development phase and launch phase of a program are well understood and executed.
Responsible for department operation index/metric to meet company requirement
Responsible for the quality and completeness to meet corporate specifications.

Requirements

10+ years experience in SoC design, manufacture and test.
3+ years management experience in IC design within manufacturing or in new product development.
Familiar with product development process (Including definition, plan, design, testing)
Good problem-solving ability with strong presentation skills.
Excellent skill of communicating with people and coordinating multi-functional, multi-national teams are mandatory
Oversea work experience is plus.
5#
發表於 2010-2-1 15:01:09 | 只看該作者

Power Management IC Layout Engineer

a top 15 semiconductor company
地点 Shanghai

职位描述
Develop challenging and innovative analog, power and mixed- signal IC layout. Work side-by-side with the highest caliber analog power management development team in the industry. See your creative work result in commercially successful products. Design with best sub-micron, mixed signal process technologies in the industry

职位要求
Successful candidates will have 2+ years of experience in analog IC layout. Experience in analog layout skills like: bandgap voltage reference, high current and voltage cells, ciscuit capacitance matching and ESD restrictions.
It will be helpful to be familiar with epi or BCD processes. Experience with Cadence CAD tools; Be proficient in written and spoken English
Required to be good team player

公司简介
NO. 16 - a global semiconductor company before the 15th national congress of the world's most famous American, and precision analog circuit is one of the manufacturers. Simulation of IC products of the strong. Using simulation of the development of electronic engineer IC do one of the temple. Welcome to join the world's top companies, welcome to contact us!
6#
發表於 2010-2-1 15:03:57 | 只看該作者

Power Management IC Designer

职位描述
Design Mixed Signal Integrated Circuits (Analog, power and Digital Blocks) for power management IC. Verify Mixed Signal Integrated Circuits. Perform architecture studies using CAD software. Evaluate the product over application conditions to ensure that is meets customer specifications. Debug product to fix incorrect operation and meet customer specifications. This position entails leading and supporting mask design specialists to complete custom analog layout for low to high power integrated circuits to ensure successful tape-outs. Assist the product engineer in Limit Setting for Characterization and volume manufacturing.

职位要求
BSEE with minimum of 3 years or MSEE with minimum of 1 year analog design experience, which must include: -experience using Hspice, Pspice or other simulation tools, -performed or supported analog layout, -used CMOS and BiCMOS process technologies, -experience with ESD in sub-micron CMOS and BiCMOS technologies, -experience designing any or all of the following: amplifiers, comparators, DACs, ADCs and bandgap and sub-bandgap references, -experience designing low-power analog cells

Different basic DC/DC power converter topologies; buck, boost and buck-boost, -High power monolithic DC/DC switching regulator,, -System level design management of larger integrated products, -Cadence schematic entry, -Cadence layout tools, -DC/DC switching regulator PCB layout, - Good command of verbal and written English
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-11-16 06:45 PM , Processed in 0.154008 second(s), 17 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表