|
本帖最後由 masonchung 於 2010-1-21 09:23 AM 編輯 $ ?$ ?0 w8 {- V# ?
4 s+ i* G0 ?* N# N) n2 c" F9 M$ P
C2 CC1200高清编解码芯片
- L4 j4 W( }" \9 ?& F% gCC1200 Media Processor Famiy( B- j8 X8 ]; _
9 E% ^6 K4 u/ ?( |
" y9 M) g. w# @2 F( {
7 `& G; W+ `2 d, W0 f+ e+ J2 t* Y
; d$ Q& S w0 @, ` 2 Z6 _# z4 w; @/ l4 c2 m& q
CC1200 Family
# f* K q# G& A) W% Y
) x) r1 s2 c8 H7 m6 u7 g2 Q- I$ J5 \CC1200 is C2 Microsystems’ second generation media processor family for Full HD video applications. It is based on the innovative Jazz 2 architecture, which is optimized for next-generation high-definition broadcast services and broadband rich media applications. CC1200 decodes all current broadcast formats and a wide variety of Internet content formats and performs high quality audio post-processing and video de-interlacing and scaling for high-definition display. CC1200 transcodes content into several formats for place-shifting and for side-loading onto portable devices. CC1200 encodes video for video monitoring, video chat and place shifting applications. CC1200 has a dual-core Symmetric Multiprocessor (SMP) which, with hardware acceleration of graphics operations, delivers very high applications processing performance.
1 U9 f- `; P5 s1 K* J3 ^) I9 B
7 M: I2 w6 U! c A/ d3 {Features
1 G- v6 z+ v. O1 y1 G- W4 t+ }* O8 ?# B) j! s9 `+ Z; ~
High applications and media processing performance
! M: z2 D8 J# w# l, B
' D( }/ W0 t7 G hDual Core SMP 4-way superscalar RISC architecture @ 350 MHz
8 _2 X4 b+ i1 lDual hardware threads per core ) m, ~3 I6 w# [ j( O
256-bit SIMD Vector Unit ; ]& b3 c9 P9 Z, Z% S5 h7 t8 A
Codec Acceleration Processors for digital broadcast standards
9 M1 O# I" o1 L: h$ P! nMotion estimation, entropy engines
3 Y2 h6 Y/ n4 ^1 F2D Graphics Accelerator with DirectFB, OpenVG 1.1 support - T* g2 i6 M3 U# X2 a
Display Processor . F+ y: M+ o; G( j5 b2 l) f. t
Security Processor 3 d' y4 n& o2 h1 W3 p- D
Extensive rich media codec support
@3 J/ i* U. }+ ^& T; W# H
1 y. f( O- G' b9 tH.264, MPEG-2/4, VC-1, FLV, RM
7 S2 ]8 R. T2 p7 m; u3 {Decoding of digital broadcast standards up to Full HD 3 H5 W4 c7 F, f2 r
Decoding of internet content standards up to 720p K8 }0 X! E s7 i( O
Encoding at D1 resolution and above
# `7 N8 w4 G% X# A+ Z$ xHigh level of device integration . C8 E1 i& N! O/ @) b' f+ o8 p
- F$ C8 F Q2 @& CDRAM Memory: 64-/32-bit DDR2 @ 400MHz, 128-512 MB
* M5 c2 J8 Q0 ?, b' k% pParallel NAND Flash
! X' a! p& \ TEthernet 10/100/1000M MAC with RMII/RGMII interface + [. f0 d9 g& | N
USB2.0 OTG
+ Y8 P/ Z' `' T$ CPCI-Express: Ethernet/WiFi & Y9 v. D7 v) a
SDIO % ~4 t% p+ A. w5 K& j
MPEG-2 transport stream
: Z4 ~- M( ~& p; dDigital A/V – HDMI, BT-656/BT-1120, SPDIF, I2S
9 ]2 B; I' F. o2 @) y' |* fAnalog Video Out – YPbPr, CVBS
( ^0 \. a% Y2 y- [1 ePackage: 27mm x 27 mm, Pb-Free
T( R. {7 \ D% U: C8 J* uCC1200 Block Diagram
9 N5 `. r/ h' f3 Q( [
# h; M4 }) |* l* l- p" g5 jSupported Standards
3 \8 C" f7 N9 L: N% X. U0 gThe Jazz media processor architecture permits the encoding and decoding of a wide range of video and audio compression standards
/ v% k! F! g% i4 G+ t% I |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|