|
A CMOS Low Power PLL Designed in Transistor Level with Transmission Gate VCO and Dynamic PFD4 _3 E5 L% x* d! f. X- N9 ?
YUAN Shou-cai,ZHENGYue-ming
8 X0 j- t/ z7 d% M7 _3 a! f4 N) o, [School of Electronics and Inf ormation Engineering,Xi’an J iaotong University,Xi’an 7 1 0 04 9 ,China
3 X' g- u5 o3 K5 P- S$ K2 `7 N) v$ i0 `Abstract: To realize the high speed and low power CMOS PLL (Phase Locked Loop), the new circuits of VCO and PFD is designed in transistor level. In the VCO , the high speed and low power is realized using transmission-gate(TG ) with an adaptive delay cell and low supply sensitivity. This delay cell has a built in compensation circuit that senses and corrects the delay variation caused by supply fluctuation . And in the PFD , low power and small chip area is realized with the dynamic inverter. A fully CMOS PLL using these components has been designed based 0.6 μm CMOS technology and its SPICE model. SPICE simulation results show that at 2.5V supply voltage, the designed PLL can operate over 1000MHz and dissipate power less than 50mW .
/ P2 [ l8 v# a1 C) G# q$ E. Q" u6 ?; V3 P( d( A
回覆後 可以下載PDF附件 權限10 & 2RDB
. Q( N+ w, U$ v) S& v+ K% k這些文章 在網路上 都可以找到 我只是比較雞婆 拿來分享!
. O3 S& p9 b0 ]! D6 P$ { |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
評分
-
查看全部評分
|