|
請教 Synplify Pro9.6.1 Warning Message0 J6 V. O! B7 L9 Y) X1 e
Sequential instance sLateCol_p has been Sequential instance sLateCol_p has been reduced to a combinational gate by constant propagation
; T% W1 W$ W3 Y c! J; }" R/ `$ E7 f8 l! R
請教個問題,下面是Synplify 9.6.1 出現的Warning message ,& J. M. }2 N- N3 u" e( U* z" h
請問這是什麼意思 ??( x' `% s/ w. d" Q, k
我由字面上的理解得到的猜測是,將一個本應該是FIFO Sequential circuit ,合成為 Multiplier Combinational circuit
& e2 i' P4 V& S9 @. U& D, q為什麼 ld_tdr_cur_f 會被合成為Combinational, 但是 dly_tdr_wrn 卻不會 ??
6 b( K( p& M6 h5 i誰有相關的經驗嗎 ??
) M* c# K! w) g* G
' f" X3 P/ l7 `- [7 Z@W: MO129 :"\projects\dm8606c\rtl\tff256x64.v":932:3:932:8|* ]1 A2 ?, Y- [
Sequential instance ld_tdr_cur_f has been reduced to a combinational gate by constant propagation8 v2 f$ A: ?) B5 Z) A
2 T! g" @; y e) i7 a
$ b5 W5 m( U. c. }2 Z+ ?
reg ld_tdr_cur_f;
4 X3 y& ?1 {$ k9 D7 P$ y! d reg dly_tdr_wrn;
$ |; S# n" a$ ` //------------------------
i3 X; v' G, @: I; ]+ E // delay 1 clk
. D* w6 c. f) c# \# M. O5 D //------------------------
/ |0 ^1 Z4 H- v+ C always@(posedge sclk)
& O0 W( W/ a$ `3 N7 A8 z3 | begin
# ?" G$ k0 R$ J3 L ld_tdr_cur_f <=#td1 ld_tdr_cur;% D1 l. w9 p- R7 F. Y3 X
dly_tdr_wrn <=#td1 tdr_wrn;
) ] Q" J0 T# \ end
3 u0 E6 ^9 f( k' a! O$ x6 Z# `4 a% J) ~/ n& d0 b
// 下面是 ld_tdr_cur_f , dly_tdr_wrn 的loading
) l: i8 R6 U* l* t, l9 O2 {2 ^% \. G- _/ X6 u+ C
always @(posedge sclk)
$ p5 A) ]) m8 P if (ld_madr & !wr_nxt_tdr) 9 R S; m* L! ?5 {* w
wr_save_1st <= #td1 wr_counter;
! Y$ W" S! v, G( D4 q) D else if (ld_tdr_cur_f) $ b) F" c- g; [) R
wr_save_1st <= #td1 wr_save_2nd; 6 B% R! |: v% ^& ?
- F, I k% X) l! G- E3 o/ E1 O5 v. M3 z; t' ]
always @(posedge sclk or negedge rstn): t6 R ?! \7 j/ a* r5 p( R" Q; a
if (!rstn)
" s2 G" c2 F# |+ O) [4 X rst_ff_pt <= #td1 1'b0;5 ]% O. v1 S8 B6 A- H V2 v
else
) ?1 _7 U: E+ P% l: _. q p$ _# o rst_ff_pt <= #td1 (!tdr_wrn & dly_tdr_wrn & tdr_empty);0 h4 U; z' p7 g: j. z. v
5 ]) n/ u6 Z' {% p$ p ~6 j# ^
( Q* w' r' S% L( j7 n) j$ D" u& N1 S6 \
always @(posedge sclk or negedge rstn)
& m% F% c' P" G. ]$ X: d( Y! M if (!rstn)
, f8 i4 Z O5 I9 ~/ ~3 V, {* M4 | rst_ffpt_sync <= #td1 1'b0;
% @' W1 s& T, y5 ~ ] else if (!tdr_wrn & dly_tdr_wrn & tdr_empty) " v' @, N1 H4 a+ h
rst_ffpt_sync <= #td1 1'b1;
8 b: o: V U7 q* }5 ?* d else if (rst_ffpt_clr2) 2 j5 O( R* l- ^3 u
rst_ffpt_sync <= #td1 1'b0; |
|