10/15 Apache Technology Forum 2010

heavy91

Date: October 15, 2010 - October 21, 2010
- F2 ^- V; M& V/ J- YLocation: Taiwan, Japan, Korea
& m) u$ V5 ]) R  Y
& N8 w. t) @6 Q. u9 b4 u3 Z
& f- P, |7 M2 O" X6 ?Power Methodology from RTL Design to Chip-Package Sign-off
Overview
/ F+ I( W5 u* n# u# F& gIn this full-day multi-track technology seminar, Apache Design Solutions, along with industry leaders, will share proven methodologies for addressing the most critical design challenges faced by engineers today – power and noise management for electronic designs. Presentations include technology roadmap for 28nm processes and beyond, advanced reliability solutions for electrostatic discharge (ESD) and dynamic electro-migration (EM), and 3D-IC design impact on power, signal, and thermal integrity. Afternoon tracks provide in-depth technical discussions on two key requirements for design methodology – achieving ultra-low power design targets while maintaining design integrity, and meeting system cost and performance needs through integrated chip-package-system design flow. Both presentations will walk the audience through a complete flow using real design examples to provide practical use information that can be applied to their current design projects.
4 Y5 j) u- u+ g+ _! k* |. R
Taiwan

• Date: October 15, 2010
• Venue: Ambassador Hotel - Hsinchu, Taiwan
• For more information and to register