Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique

hyseresis

Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique
* V- K$ O) k6 h
[ 本帖最後由 hyseresis 於 2009-7-6 05:49 PM 編輯 ]