Chip123 科技應用創新平台
標題:
STD Cell Data Prepare 中 wire track 的問題?
[打印本頁]
作者:
hgby2209
時間:
2007-1-17 09:16 AM
標題:
STD Cell Data Prepare 中 wire track 的問題?
Standard Cell 的 Data Prepare 的過程我會去做 axgDefineWireTracks
]2 L0 Z2 X5 F2 C6 |) k2 }( b
然後再做 axgCheckWireTrack 來 check wire track, 但是做完 axgCheckWireTrack
( M5 e1 ~8 w& B7 I/ K
之後卻有如下之 Meaasge:
1 N X0 K! k. H. }& k" ^
$ w9 x6 n+ k0 @; k4 S& s
******** Pin Access Analysis *******
0 }/ l6 y7 o# k& c: }% F! O" x
** # Cell Masters = 1000
# ~' p. i$ N) `& e( ^
** # Ports (logical) = 2500
, X5 ^1 ?6 _, ?
** # Pins (physical) = 2500
: y* J$ I0 Q3 Y9 h, ~$ I
** # Pins with no good access point on Grid (V&H) = 5 ( 0%)
' {4 u9 m2 Y: T5 n0 C( m
** # Pins with no good access point on Ver-Grid = 5 ( 0%)
2 ^: M5 P& q7 K4 _; a6 J4 v+ u
: \8 A6 C( F$ `
請問下面這兩句是代表什麼意思呢?
# t+ {8 V2 _% \6 Z3 |( k: y
** # Pins with no good access point on Grid (V&H) = 5 ( 0%)
4 C* @5 @$ H6 C( I# i3 l
** # Pins with no good access point on Ver-Grid = 5 ( 0%)
, X5 z5 n7 J1 W2 ?% t
. S2 a; P( f1 B& r. E" Z
若是代表有錯誤的話是否要 Fix 呢?
歡迎光臨 Chip123 科技應用創新平台 (http://chip123.com/)
Powered by Discuz! X3.2