Chip123 科技應用創新平台
標題:
Calibration techniques in nyquist AD converters
[打印本頁]
作者:
cnasic
時間:
2008-3-11 11:50 AM
標題:
Calibration techniques in nyquist AD converters
Table of contents
% v# T) d0 A: M! q0 M) U' d: c; y
List of abbreviations
/ A$ E" X% ^0 k* E! k1 z; j
List of symbols
2 \' j3 K0 t" ^* r" Z. C# ]
Preface
1 ?$ P9 N5 S+ u' p) r
1 Introduction 1
0 c! A% D4 g% I6 ]. r# l
1.1 A/Dconversion systems . . . . . . . . . . . . . . . . . . . . . . 1
; S1 U( m% m4 d7 O" q2 P
1.2 Motivation and objectives . . . . . . . . . . . . . . . . . . . . . . 5
# G5 R% C- f, t; C. t' i
1.3 Layout of the book . . . . . . . . . . . . . . . . . . . . . . . . . 5
$ S8 L( {3 H2 _8 b" G$ K2 s+ y
2 Accuracy, speed and power relation 7
+ Y2 e! l% x' X" F$ I$ u1 L# c
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
; t" D1 {( ~3 J! E' j
2.2 IC-technology accuracy limitations . . . . . . . . . . . . . . . . . 8
, \5 h- s( E; @; V* B
2.2.1 Process mismatch . . . . . . . . . . . . . . . . . . . . . . 8
4 C$ V8 X' O* x. g. b6 B* M
2.2.2
6 d" s; b# x. \8 _& S* Y, h& L
2.2.3 Matching versus noise requirements . . . . . . . . . . . . 11
$ p" L" o5 U4 Z3 h& w2 ~
2.3 Speed and power . . . . . . . . . . . . . . . . . . . . . . . . . . 11
. q C: a% Q7 ~+ Y
2.4 Maximumspeed . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
+ ~, K! K. Q) O7 ]# O3 w: r1 V
2.5 . . . . . . . . . . . . . . . . . . . . . 15
; F6 D* Q& j# c' r
2.6 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
! T; m/ h. Q# t: H) {! l
3 A/D converter architecture comparison 21
$ n& o, g; q- @6 r
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
7 q! `4 e$ y! U p6 G8 J
3.2 Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
) B9 L8 J# Y# N9 L
3.2.1 Fullflash . . . . . . . . . . . . . . . . . . . . . . . . . . 23
( c0 \- C& W1 \/ J
3.2.2 Interpolation . . . . . . . . . . . . . . . . . . . . . . . . 26
) z' F3 w( \& S% \ m: s: i7 b& _8 ~
3.2.3 Averaging . . . . . . . . . . . . . . . . . . . . . . . . . . 29
- t% I$ s2 j. S* O. ~
3.3 Folding and interpolation . . . . . . . . . . . . . . . . . . . . . . 33
( m* e, z, q4 V0 C+ t3 r6 _
3.4 Two-step . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
: ~5 P; A0 V9 g7 ~' i8 z' j
Thermal noise . . . . . . . . . . . . . . . . . . . . . . . 10
! A$ ~3 s' {& d! g f
CMOS technology trends
8 S' X) R* J/ O) Q( }2 b4 `: t
xi
8 d+ {& l& F4 e. w0 [% u, ]
xiii
* w) X" R7 j e0 ?' H
xvii
$ b4 b/ S' y4 J3 t, W
Table of contents
: D$ p1 L: w. Z$ x3 }, k" [
3.5 Pipe-line . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
- `# k. U0 h/ W- M( O0 o9 d0 G
3.6 Successive approximation . . . . . . . . . . . . . . . . . . . . . . 54
% g( ?% Y$ [' v' ~" `6 s' D- o
3.7 Theoretical power consumption comparison . . . . . . . . . . . . 56
! K$ C6 x$ A( [* d8 q6 I
3.7.1 Figure-of-Merit (FoM) . . . . . . . . . . . . . . . . . . . 57
k3 N2 t; g; m R% e
3.7.2 Architecture comparison as a function of the resolution . . 57
+ }0 m6 [, s' F1 @2 t$ v% {8 c% v( V+ U& ~
3.7.3 Architecture comparison as a function of the sampling speed 65
/ B. r z" K `- I4 F) |+ B
3.8 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
# G3 H, j p5 I# Q0 f/ Z
4 Enhancement techniques for two-step A/D converters 67
$ u: O* w6 j Q/ h
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
/ t& u( A% C5 I @1 y
4.2 Error sources ina two-step architecture . . . . . . . . . . . . . . 67
6 M$ x. E0 Q1 o2 a
4.3 Residue gain in two-stepA/Dconverters . . . . . . . . . . . . . . 69
5 V0 n- Z' o" g
4.3.1 Single-residue signal processing . . . . . . . . . . . . . . 69
3 {5 w3 z h( g) l
4.3.2 Dual-residue signal processing . . . . . . . . . . . . . . . 71
9 \' } d: w( @ k9 I0 z
4.3.3 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . 75
9 ^# ]* F4 H0 F& x/ X& u' ^
4.4 Offset calibration . . . . . . . . . . . . . . . . . . . . . . . . . . 75
9 O' ? B7 [; H3 J' p5 I! f: p
4.4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 75
9 |& W+ I4 t0 D
4.4.2 Calibration overview . . . . . . . . . . . . . . . . . . . . 75
6 f6 d6 F6 P8 W$ G6 m
4.4.3 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . 82
- l0 J N# b% l( b; O
4.5 Mixed-signal chopping and calibration . . . . . . . . . . . . . . . 83
4 l; I6 E. v* n' ]
4.5.1 Residue amplifier offset chopping . . . . . . . . . . . . . 83
l8 C: r8 d" C
4.5.2 Offset extraction fromdigital output . . . . . . . . . . . . 84
% U7 i3 Z j0 X& ^4 t- K
4.5.3 Pseudo random chopping . . . . . . . . . . . . . . . . . . 88
8 ~5 \0 q" ]2 H3 O0 c- U
4.5.4 Offset extraction and analog compensation . . . . . . . . 91
% v/ s% ]2 Z" \) s. W- N- r
4.5.5 Offset extraction in a dual-residue two-step converter . . . 93
* z' z( C, P( S& m' u4 E5 O
4.5.6 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . 102
8 v7 Q) \3 W! M8 `5 i& I
5 A 10-bit two-step ADC with analog online calibration 103
- x9 C2 G3 [* O+ U/ A& k* x' k3 w
5.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
& b" a. ]; j; u. H* p' d
5.2
7 y( O/ T, a& d
5.2.1 Coarse quantizer accuracy . . . . . . . . . . . . . . . . . 106
t0 u- p9 K: [* V- t5 [/ }
5.2.2 D/A converter and subtractor accuracy . . . . . . . . . . . 107
2 O% @ X, o0 R7 @4 z, E" q
5.2.3 Coarse andfineA/Dconverter references . . . . . . . . . 108
0 Z4 h, x1 n3 e) Q; y( {$ r4 V
5.2.4 Amplifier gain and offset accuracy . . . . . . . . . . . . . 109
: Z" z& ?% g* l
5.3 Circuit design . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
' t( s7 X# ?% f) U) J
5.3.1 Track-and-hold circuit . . . . . . . . . . . . . . . . . . . 111
' W4 T3 n# j% m; ~2 \9 B* c) ~
5.3.2 CoarseA/D,D/Aconverter and subtractor . . . . . . . . . 111
9 V0 a/ @! w8 l8 h6 U
5.3.3 Coarse ladder requirements . . . . . . . . . . . . . . . . . 112
1 H/ ~: ]; t% L# I- T2 X1 r0 J" ]
5.3.4 Offset compensated residue amplifier . . . . . . . . . . . 113
) ^% [: m& E3 q' i" a" R$ j, f& J
5.3.5 FineA/Dconverter . . . . . . . . . . . . . . . . . . . . . 114
& a3 r; ^2 i% l" q; H* _# g
5.3.6 Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
6 b, `* |; }# l
viii
) I, x7 ], V6 j! c: U
Two-Steparchitecture . . . . . . . . . . . . . . . . . . . . . . . 105
' C3 P" v l( J0 {
Table of contents
# ?: Y' p+ L2 L- R5 }
5.4 Experimental results . . . . . . . . . . . . . . . . . . . . . . . . 117
% }* c# [: A+ u$ g D& k
5.5 Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
- G( K0 p, @% U+ y/ C' |/ |
5.6 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
( P: _ D. N3 {4 S+ {
6 A 12-bit two-step ADC with mixed-signal chopping and calibration 123
# `9 Y- o- ~" k" i8 |# X" \
7 A low-power 16-bit three-step ADC for imaging applications 149
作者:
xp212125o
時間:
2010-4-16 02:27 AM
感謝分享
. {* u$ E! Q- }* p2 P2 ]9 R
先下載來看看
7 q- i9 K) n- y, M, B" x
thank you very much~
作者:
tuza2000
時間:
2011-9-19 08:06 AM
good material !!!
歡迎光臨 Chip123 科技應用創新平台 (http://chip123.com/)
Powered by Discuz! X3.2
