Design of High-Voltage-Tolerant ESD Protection

semico_ljj

Design of High-Voltage-Tolerant ESD Protection
+ w5 i$ w5 u" t* |/ S! GCircuit in Low-Voltage CMOS Processes
2 C2 w$ c( @4 {7 M1 E# q5 x
Ming-Dou Ker, Fellow, IEEE, and Chang-Tzu Wang, Student Member, IEEE
9 z! X6 p% y4 }8 s8 D' Z
# o' l3 `8 \8 O2 S) zAbstract -- --
     Two new electrostatic discharge (ESD) protection design by using only 1 × VDD low-voltage devices for mixedvoltage I/O buffer with 3 × VDD input tolerance are proposed.
/ a1 I! a& {, o, h: bTwo different special high-voltage-tolerant ESD detection circuits are designed with substrate-triggered technique to improve ESD protection efficiency of ESD clamp device. These two ESD detection circuits with different design concepts both have effective driving capability to trigger the ESD clamp device on. These ESD
/ Y5 P2 q0 b( R) h& V0 fprotection designs have been successfully verified in two different 0.13-μm 1.2-V CMOS processes to provide excellent on-chip ESD protection for 1.2-V/3.3-V mixed-voltage I/O buffers. Index Terms—Electrostatic discharge (ESD), low-voltage CMOS, mixed-voltage I/O, substrate-triggered technique.

遊客，如果您要查看本帖隱藏內容請回復

yalon

柯老師的學術供獻.
& A3 X- _2 S% P% g3 Q令人敬服.
1 H! d+ ?" i! J3 Q. z
收下囉.

D70s85

An interesting article. Thanks for sharing!! =)

sky987

柯老師的ESD技術 應該是全台灣最有名的
' j2 {  |  o/ c, P! S. M
+ `: y  e5 a% q. R- w# C希望給自己增長見識一番   科科

yihsinkaku

來研究一下HV 相關的ESD資料...希望能學點東西..謝謝您的分享

ecalfs

ESD really is a issue, specal for analog circuit.

chicken2221679

感謝分享!!!!正想學ESD相關知識~~~

samgu

來研究一下HV 相關的ESD資料...希望能學點東西..謝謝您的分享

starfish311

來研究一下HV 相關的ESD資料...希望能學點東西..謝謝您的分享

YoChin-hon@FB

! f( ?& u! [3 t# p$ pThank u for sharing this material

傅偉豪@FB

看過後了解一些相關原理感謝

volleyfan326

Thx for ur sharing, it'll helpful to me.

weimaraner2136

感謝提供完整訊息幫助學習
4 z) b# }7 F1 p1 A( q: t

justin7689

非常感謝您能提供ESD這個資訊 H2 }4 v1 i7 W2 H0 q' B 因為對於ESD還不是非常的了解 / w. h* S2 H9 C8 C9 V' y9 P; U謝謝您的分享