TSMC "Silicon validated platform for TAG Design"

atitizz

2 D- d& E: l1 }4 u8 E7 ]6 z2 x, d
一個超低功率的 EPC C1Gen2 標籤  楊悟銘 博士，台灣積體電路製造股份有限公司  12p
" Z8 g. m" [" w9 J; G' G! f
0 i) H& g: ~3 ZOutline
! \3 k; R$ c1 `0 X! ^; ?0 C, BRFID System Design Methodology
TSMC Ultra-Low-Power Platform
, c! t1 K5 T) p5 E; ~4 XRFIC Chip Architecture and ULP results
Conclusion
) R" a9 I' \  g5 ]

遊客，如果您要查看本帖隱藏內容請回復