|
Date: October 15, 2010 - October 21, 2010
1 P4 f' t3 P. O; P" z& ~Location: Taiwan, Japan, Korea 8 Z, t ]2 e* G$ C
0 m/ g4 T2 S. `) x* ^/ E8 I6 }0 D* [7 Q5 z
Power Methodology from RTL Design to Chip-Package Sign-off5 D. J: \. H0 e5 ]& p. D5 H# s- V
Overview2 s7 J7 Z6 [+ ^) L1 u+ K, ^
In this full-day multi-track technology seminar, Apache Design Solutions, along with industry leaders, will share proven methodologies for addressing the most critical design challenges faced by engineers today – power and noise management for electronic designs. Presentations include technology roadmap for 28nm processes and beyond, advanced reliability solutions for electrostatic discharge (ESD) and dynamic electro-migration (EM), and 3D-IC design impact on power, signal, and thermal integrity. Afternoon tracks provide in-depth technical discussions on two key requirements for design methodology – achieving ultra-low power design targets while maintaining design integrity, and meeting system cost and performance needs through integrated chip-package-system design flow. Both presentations will walk the audience through a complete flow using real design examples to provide practical use information that can be applied to their current design projects.
5 N' C) g- k1 l. I0 L0 k. l0 _. s: p4 b
Taiwan |
|