DLL question

gavin114

I am designing a DLL project, working range is 40MHz~240MHz, but the duty cycle of input clock is 40%~60%.

( L- P2 V$ p5 E* k8 ?4 nI plan to do:

1), in order to lock correctly, the delay will be forced to below 1 period when initial. so i plan to reset the vcntrl to be VDD?
3 H! T' G( g, _1 ?
' y3 d+ E9 c/ v& ^1 U( K0 N6 m! T1 [2), for the the working range, I plan to use voltage self_biased to make the charge pump?

7 O2 V1 F, e/ M+ L  q3), I preferred to use the differential delay cell, but the input clock is single ended clock with bad duty cycle, so plan to use invert chain to be the VCDL, the control voltage is connected to a regulated buffer to control the delay.
  `7 M5 }! w% g) o  ?
Hope anyone give me some suggestion. and is there anything should be concerned? and how to decide the Capacitor size? also according to the formula: Wn/Wref<1/20?  based on the paper of "low-jitter process-independent DLL and PLL based on self-biased techniques" and "Adaptive bandwidth DLLs and PLLs using regulated Supply CMOS Buffres", Wn/Wref=x/4pi *(Cb/C1), where x is the scaling factor(multiple x of the regulate buffer current) in Charge pump. Assume the Wn/Wref=1/20, Cb=1pF, C1=20pF, x=4pi, which means the charge pump is huge. But the Capacitor 20 pF is already quite small? Am calculation is correct or not? thank you.
3 s) b( D" }6 N  }
( ]0 j1 O: N4 W5 X1 F4 D4 K) q4) if i want to use differential delay cell, should i need a duty cycle correct in the clock input? what kind of architecture can adjust the clock 40MHz~240MHz with duty cycle 30%~70% or 40%~60%.
) h3 [2 v4 E1 o# C$ I
6 M! \1 r) z) W% _/ c! YThank you very much

[ 本帖最後由 gavin114 於 2009-2-6 02:55 PM 編輯 ]