Wireless SoC Design

chip123

Date: December 12, 2006
( A$ i3 n' I' W, b6 Q8 y% z- {Time: 9:00 AM – 1:00 PM
9 C- q8 f& J" X( n* }Location: Ambassador Hotel Hsinchu, Taiwan

Don’t miss your chance to register and attend FSA’s upcoming International Collaboration Series on Wireless SoC Design.  This event will address how the growing demand for analog/mixed-signal and RF devices for wireless applications, such as WLAN 802.11, UWB and Bluetooth, is driving the need to integrate these various components in a single SoC using CMOS processes.

% i. `7 Y2 z7 ~9 Y: r5 A+ _The program will consist of two presentations and a panel discussion featuring:

Presentation
Digitally-Aided Analog Techniques for MB-OFDM UWB Baseband Transceiver"
6 u, ?7 [4 H! ^Dr. Chen-Yi Lee, Head of the Center for Advanced SoC Research and Professor, Department of Electronics Engineering, National Chiao-Tung University
Presentation
1 U7 m) W* i7 @( I* r1 r( N7 n"Wireless SoC Design from the EDA Company's Perspective"
. \5 ]% p6 g! [; OBob Mullen, Technical Marketing Director, Cadence Design Systems
+ I: l# D& Q( }- \Panel Discussion
8 d3 y( x# b6 ]”Developing SoC Wireless Applications in a Fabless Environment”
Moderator: Zi Yi Yang, ITRI
Panelists:

Dr. John Chang, CTO, Taifatech
Dr. Chen-Yi Lee, Head of the Center for Advanced SoC Research and Professor, Department of Electronics Engineering, National Chiao-Tung University
Bob Mullen, Technical Marketing Director, Cadence Design Systems
1 i# f% n' M: h/ m: x( }+ \$ ]+ IYanan Mou, Deputy Division Director of IP Design and Support, UMC
+ B# q2 }0 Q  j$ d* a$ rDuring the panel discussion, moderator, Zi Yi Yang of ITRI will ask the panelists to elaborate on the following topics
3 U4 h# E8 L1 ^( @" i$ p2 l
Are sub 90nm CMOS technologies suitable for RF designs?
7 T5 t2 |9 \2 L" p3 s7 d8 h1 r! MWhat simulation and modeling techniques are needed to ensure high correlation between simulated and silicon results?
How to handle full chip functional verification for these wireless designs?
2 l' |1 K1 _8 ~: z, q" G  B0 yHow to manage power in RF SoC designs?
Pricing:
9 y0 Y# a7 R2 O, Q2 c2 T8 o
FSA Member: Complimentary
Non-Member: NT$1,000
. h) p; b- A2 e* L
Sponsors: Cadence Design Systems
; K4 k% L9 }# A1 C$ |8 d/ D
http://www.fsa.org/events/2006/1212/overview.asp

alienwarejian

可惜了，台湾的大学只在台湾分享