Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 19871|回復: 0
打印 上一主題 下一主題

[企業求才] [招聘]★★【Signal Integrity Engineer(SI)工程师】

  [複製鏈接]
跳轉到指定樓層
1#
發表於 2011-12-28 00:36:54 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
An experienced signal integrity engineer is being sought for design and analysis of high speed interfaces and power distribution network. The successful candidate will be part of signal integrity and Power Integrity team and will participate in the definition of chip, package, printed circuit board (PCB), and system interconnects. Within a concurrent engineering environment, the individual will be part of a larger team with system architects, logic designers, ASIC engineers, and SI engineers in creation of next generation networking products.
; [! g; u8 n% l5 D# A& k. y/ ~3 O. a- l; P$ |0 N1 _/ n0 u' B" k, A2 y
This group works on present and next-generation cost-sensitive yet high performance and high volume products.
0 s+ U7 u! w4 L% V1 A0 L+ \6 b' d" n" X4 w) u6 B( N
Responsibilities will include but not be limited to:
8 W. J; f$ G# {7 l! B( Z' P6 I, j8 m5 r1 D5 C8 T( F$ \: j
- Working experience in high speed serial I/O applications, PLLs, transceiver/SERDES operations+ |9 W! f3 C: i8 K/ c$ |
- Definition of signaling and package technology for high performance ASICs% C& }8 D; p0 D/ \
- Simulating and/or analyzing and/or generating power delivery network requirements
5 B" N) \& Z( j7 w; t' x" G- Understanding signal integrity and timing in order to budget and evaluate trade-offs between design parameters to determine a solution space that is high volume manufacturable9 h: z5 z( I; N% \+ Y" w+ K  m) l5 e
- Generating the routing requirements and electrical margins for specific interfaces and verifying their correctness
, |2 D+ U4 v; a2 z" Z' b8 L( L$ c0 r) r6 u: F, }2 y7 S8 \/ R
Requirements:
( }  m5 A; l& \, e7 @: d- Typically requires BSEE/MSEE/Ph.D combined with above 4 years of related experiences,
5 X) X3 m1 |, {, k& b& o1 d* s- Proficiency with spice (or equivalent) circuit simulation, field-solver and time/frequency domain analysis,0 N; v6 \, x1 a: Y9 E( c6 N
- familiarity with high speed serdes design, PLL and LVDS, CML and other high-performance I/O technologies,
* E* K2 [0 F" g- ASIC design experience with I/O selection and simulation/validation, solid background on transmission line theory are necessary.+ [$ o0 t7 m) W4 o0 u
- In depth understanding of electromagnetic is plus.$ S( K( k9 Y: S+ B, h2 n
- Experience with available CAD tools such as HSPICE, HFSS, FDTD tools, MoM tools, Sigrity, PAKSI-E, Sentinel-PI, Siwave, Q3D, Agilent ADS, Cadence SI tools or related tools is required.9 D  i* ~$ z7 n3 x5 Z& I7 o
- Experience correlating simulation results with lab measurements using oscilloscopes, TDRs, VNAs, and spectrum analyzers is a plus.
! i3 R9 U) p& Q. U& c- Self motivation, teamwork and strong communication skills are essential./ ]5 |! Z2 \: A4 ^. {/ @) o7 F
; i4 K& S6 I! g5 d/ I. D
找主管級及資深工程師,派駐大陸,有興趣者請發簡歷給我,謝謝。silenx_tw@hotmail.com
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂35 踩 分享分享
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-21 12:53 AM , Processed in 0.150000 second(s), 18 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表