SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010
3 ~6 w. \8 K5 t |
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/2010- W- f* Q6 \5 \1 e' l' J6 w* F$ k
|
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0
% s) W( g/ o9 G, h2 f | 6/11/2010 ; F' q2 F9 z$ \9 R; G$ |$ m, O( b
|
Synopsys to Acquire Virage Logic
8 J5 s3 K$ k) N. C8 H" q$ L4 _, F, e | 6/11/2010
! X: X1 u9 L$ r& S; Y1 h# t+ U |
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard
$ I" x1 j% B$ H7 _4 a | 6/7/2010 : ?: k$ _- S% s; c9 a- E
|
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs
3 i& d8 O7 {$ K M | 6/4/2010 - _( r7 _5 V" B" }
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards"
1 W1 l' L, V* d, N n3 N. y | 6/4/2010
. @) [: E. z. _ |
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology
" U L# H9 c9 X | 5/13/2010 2 D% }) b4 V8 V0 X. L* I5 c6 b
|
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm
+ c4 I0 x6 g5 V. k4 { g | 5/7/2010 5 C: t7 v0 u; ^5 ?
|
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature ' Q# Z5 H0 a( `, ~# ?
| 5/7/2010 & y+ S5 v5 [ Y5 b
|
Synopsys Launches Industrys First MIPI DigRF v4 IP . d0 _/ L1 O) i1 w: @
| 5/3/2010 + X8 s S/ A: d& C* W6 _/ n; `. [
|
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces 0 \4 s! X7 N* B
| 4/28/2010 ' i- \' O& H3 F
|
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs
- A, j0 H1 {: f* l0 Z1 a | 4/22/2010
* h; O$ o; f' O) u$ q& H2 ^ |
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
9 ?5 p" |) O8 L0 Z | 4/19/2010
& g: x( ?4 y1 J1 F* R3 p+ a |
Synopsys Expands IP OEM Partner Program with Two New Members . @2 ]) o! n9 k9 ?- S
| 4/14/2010
+ p2 p3 Q6 L- ~6 N" n0 D# |. M$ j |
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY
8 [6 s+ l+ g0 V& W$ M- S/ m( f% H | 4/7/2010
6 o3 F2 F m G0 A5 B0 y |
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification * [) M# f$ L% x8 @! I7 M+ ^( u1 r
| 4/5/2010
6 B* ?$ {, b& V' h h' g) w |
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family
$ W X/ {7 M! y. G; F6 Q- ^ | 4/1/2010 & [3 E, D; R/ I# x1 \! K& Y
|
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product
) J3 I* d: f b | 3/30/2010
H2 R% H5 R' p9 | |
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route
; S4 G3 ^+ d/ K" l3 ^ | 3/29/2010
2 ~) V2 a, ?, a! P+ m8 d$ t) y+ o |
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions / V( [# Q1 B1 ?/ U
| 3/23/2010 1 m4 M" n, A" w5 e8 Q& A9 W
|
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development
3 v! m h7 [1 B. t% |; m | 3/23/2010 + K6 k9 c5 L' ~, a+ j# k2 \ y
|
Synopsys Completes Acquisition of CoWare / `, i. D) E H6 ~7 i2 P
| 3/23/2010
5 y W# D; L" W) w8 L/ ?2 \2 m! Q6 a' [ |
IMEC and Synopsys Collaborate on 3D Stacked IC Development
/ X# k# h# b1 |* U7 `: ` | 3/10/2010
) S0 |. V0 u7 t |
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction
5 |* N, r; w: P j% O | 3/10/2010 5 C! Q/ Q* y6 l# d/ S1 p0 d( h7 N
|
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical
' U# g8 g! e, Z7 Z# l | 2/9/2010
' A% t( `4 A( R2 D5 ]4 | |
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services
& h& t Y ^. q5 Z6 V | 2/8/2010
, ^% C0 ~" j3 \9 [ |
Synopsys to Acquire CoWare
! J# C2 [. |( w% K+ |( D | 2/8/2010 . m6 w: l' A3 u/ ]0 w
|
Synopsys Acquires VaST Systems Technology
1 \3 V. J: b! a1 M* e | 2/3/2010
: |7 m% ?- z" R% `# D7 d* K |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions
! m9 Q% n- \) Z$ w | 1/25/2010 8 l) v5 T) C! L( c3 @" }, y
|
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies h- d5 e6 S' Q5 r! y& s; L' `
| 1/25/2010
( U. @$ X6 A0 f/ B4 A |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology 0 ]2 Q# @, O% I3 o' t
| 1/25/2010
! N; U) ^( I; @0 v$ h$ K7 s+ B |
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs 7 x. L( ~& `% _4 z3 I# u- s
| 1/13/2010 8 D. e6 h( r. W! n/ y# a0 i4 t
|
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models
$ a; A7 [. j1 `7 S Y. o | 1/12/2010
% q2 R/ ?) B7 T. n, Z, Q |
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X g% \) p! N3 d( Q& {
| 1/11/2010
; L) K9 F& v( b$ ^% W |