Configuration Management Engineer （Digital IC Design）請進來交流！

tk02561

招聘公司：A famous IC company
招聘岗位：(Senior) Configuration Management Engineer （Digital IC Design）
. g0 Z& e; v' h) M& f! c$ A# }工作地点：Shanghai
5 `  Y* a2 k( {) f9 U% a! P
岗位描述：
' _( [% K8 H$ z6 h7 N8 x  H+ {Duties · Do database management/configuration management to support Digital SOC product development for mobile phones · Administrate Clearcase /DesignSync · Administrate change control and bug tracking tools · Do linux/LSF compute farm/ CAD tool first-level support to Digital SOC design team and interface to company IT/CAD organization · Take charge of CAD investment request consolidation
) ~+ ^( z" q; s( V7 h
职位要求：
Requirements · B.Sc. degree or above in Semiconductor, Electronics Engineering areas · 2 years or above experience in Clearcase/DesignSync administration and configuration management in Digital IC Design domain · Good knowledge of digital SOC design is a big plus · Good knowledge of linux, LSF compute farm and script writing (e.g. C shell, Perl) · Good communication skill, will have frequent communication with foreign teams. · Good written and spoken English is mandatory.

/ f$ z, h6 p# q% O- |3 p能者與意者請email研發簡歷與chip123聯絡。

tk02561

招聘公司：A famous IC company
招聘岗位：(Senior) Digital IC Design Engineer （FE Design）
% A2 L0 E% t0 M8 z工作地点：Shanghai

岗位描述：
# k. ~2 V* l7 S( {! G8 }Duties • IP design and support for digital baseband of cellular phones • Digital SOC design and integration for chips
8 w1 M5 D5 Y8 @9 M, s* P: c7 L
职位要求：
( t7 ^9 i! d5 f9 }Requirements • B.Sc. degree or above in Semiconductor, Electronics Engineering areas • 2 years or above design experience in industry • Good knowledge of design flow including documentation, VHDL/verilog coding, code check, equivalence check, synthesis, timing analysis and RTL simulation. • Good knowledge of AMBA AHB/AXI protocol is preferred. • Good knowledge in UPF/IP-XACT based design flow is a big plus. • Hands on experience in digital IC design EDA tools, such as NCSim/Questasim, Design Compiler, Formality, Primetime etc. • Good communication skill, will have frequent communication with foreign teams. • Good written and spoken English is mandatory.

ranica

客户 A famous IC company
) i( Q  Q, e7 C% S0 K地点 Shangha

, @5 ?& k* ?5 ~5 S6 r* Q职位描述
% }0 f! r3 o5 q- ]; m- Z: }4 tWe are looking for a person to join a design team to execute a state-of-the-art IC design project in the wireless communication field. Candidate must be familiar with digital IC design flow with a proven record of design and verification of a complex design project that led to successful silicon. Proficiency in Verilog is required.

- D: I" x( V$ \0 B2 U7 `* P6 f1 k职位要求
Requirements:
5 }% A+ g; o: S" l, v% T' GExperience in the following areas of expertise is desired:
Wireless media access control (MAC) design experience would be highly desirable
. a* {3 A$ v+ x# C8 C% dKnowledge of TCP/IP and DMA Offload Engine design experience will be a plus
* g, b: I. v" i8 g6 v; ORTL design, verification, and chip integration
" M- N) p3 o! H% \$ PExperience in the following is beneficial but not necessary requirement:
0 B. d& d' r# }Communication systems and RF systems
8 D; A4 Q. M- k. {+ `3 n! _3 cFamiliarity with wireless communication systems and standards (802.11b/g/n and WiGig)
Knowledge of interface protocols such as PCI/PCIe would be a plus
+ f7 ~9 R3 |/ CFPGA design flow, testing, and emulation bringup
4 c1 c" G: P% m/ M( E8 M) s% M
Other requirements:
. S" K. p- p# ?0 J! ]$ i3 a6 }# hFamiliar with design and verification languages, EDA tools and ASIC/SOC design methodology
Good script language skill, such as Perl, Tcl and Shell;
/ C* |* v- }  S1 G5 y. J" aGood written and oral communication skills in English;
& w) p0 R0 g4 H: ]5 O3 _" iGood Team player
Candidates must have MSEE degree with at least 5 years of experience