|
Design of High-Voltage-Tolerant ESD Protection! B; X5 \: v3 t% B: o
Circuit in Low-Voltage CMOS Processes
3 f: v0 m9 R* R- V, R4 k
; O, o/ g4 R2 B7 s1 BMing-Dou Ker, Fellow, IEEE, and Chang-Tzu Wang, Student Member, IEEE
( }* W+ S6 L- r0 S3 W& J# L- z
% ]7 y$ V b) b% mAbstract -- --# j a `% _" ?% o+ ^! e
Two new electrostatic discharge (ESD) protection design by using only 1 × VDD low-voltage devices for mixedvoltage I/O buffer with 3 × VDD input tolerance are proposed.2 \5 `2 J" t! b0 @+ n
Two different special high-voltage-tolerant ESD detection circuits are designed with substrate-triggered technique to improve ESD protection efficiency of ESD clamp device. These two ESD detection circuits with different design concepts both have effective driving capability to trigger the ESD clamp device on. These ESD
5 K/ U- b7 _( c! Jprotection designs have been successfully verified in two different 0.13-μm 1.2-V CMOS processes to provide excellent on-chip ESD protection for 1.2-V/3.3-V mixed-voltage I/O buffers. Index Terms—Electrostatic discharge (ESD), low-voltage CMOS, mixed-voltage I/O, substrate-triggered technique. + F% O: `% G8 j, k' D/ s
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|