|
Startup's software turns uniprocessors into multicores
: y0 n+ D$ V5 M/ q 3 Q3 j! l& C$ P y
Amir Ben-Artzi
4 |4 [1 @' I% p: VEE Times Europe
# S7 ~4 d2 [$ [: y5 r3 ]04/02/2007 12:14 PM 6 q( f+ I, }6 \9 q: D) E
NETANYA, Israel — Startup Mplicity Ltd. (Tel Aviv, Israel) has developed a technology that it claims can, working from an original netlist, turn a single-threaded system, be it a processor or any other combinatorial logic, into a multithreaded system, with a performance improvement of up to a factor of four.
, f0 I) r2 N3 l% d; G) J4 x* ` E' n' \0 K+ w( y4 ~- h) H
Mplicity's software is called CoreUpGrade and is independent of processor architecture, the company said. "The CoreUpGrade seamlessly transforms a given single-processor core into an enriched multi-core with a significantly reduced cost to performance ratio; it is also designed to compress large blocks of any repetitive logic," the company claimed at its website. 9 G( i @$ O4 }) @
0 Z+ z7 W* U- s$ I6 {% ]; dCoreUpGrade can provide support engineers who want to perform an engineering trade-off between die area and clock frequency which equates to a business trade-off between cost and power consumption. + L- [. }; K& G
6 X: |2 b$ H( o* l
' r, ]8 Q+ i1 a' G# G5 |1 }' P, o
9 _! c3 P1 ^! W3 E6 v! h' j- M' H. P, J& B; _6 S) C: X) S4 j
Providing an example CoreUpgrade's capability Mplicity has taken a single-core ARC625D from ARC International plc (Elstree, England) capable of performing at a 270-MHz clock frequency and transformed it into a dual-core processor capable of performing at 237-MHz clock frequency across the two cores. The result is an silicon die area of 0.484 square millimeters, instead of 0.354 square millimeters but with 27.5 percent improvement in MIPS/area ratio, Mplicity said. & d, s$ q3 M2 l
" M6 \/ A' K; O" ]0 O% |The "dualized" ARC625D is a cycle-by-cycle compatible component which can be integrated with standard EDA tools and fab processes. : Q1 I6 l5 _" U* y$ I5 M& N
7 J( J+ D. q0 i' ? Q2 Z9 z0 \% ]
CoreUpGrage is applicable for any repetitive logic and can be used to optimize a variety of existing RISC, CISC and DSP processor netlists, by enhancing processor performance, while reducing silicon footprint and power consumption.: q! L5 @( g' j* G% j
/ c7 O# w: T9 w6 y# C- ^# r1 I[ 本帖最後由 masonchung 於 2007-4-26 06:21 PM 編輯 ] |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|