Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~/ H6 ~+ v1 J2 z/ y
Two stage ring oscillator analysis# a: H6 t2 F" p/ N% h7 U( \
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~
* U$ L$ T: ?2 h/ T' O2 ?
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯 # ?% P3 X  O9 t! P9 n+ x4 c5 f4 R
賴永諭 發表於 2024-6-6 11:16 AM& [! [$ Z! T* S
Two stage ring oscillator analysis文件上傳~~
3 t# t# j1 @% X' o: _/ w7 }" z. @
Two stage ring oscillator analysis文件上傳~~
. z1 C' z* p3 Y
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
; f) s! @5 V$ Z8 L2 {! _% w! @$ Z# Y, g9 P6 y0 O' p
For a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. ; V1 B' w9 ~& Q
The signal bandwidth is determined by RF and not by the circuit gain.. _7 V' B9 |* d
The circuit gain is independently set with RS.
7 s; A, I' f  xThe signal bandwidth remains stable for all gain settings .$ z- O# W7 Y4 J, F5 F* s! s2 L+ `. E
Even for unity-gain operation, an RF resistor is required.
9 X, _/ l, ]3 _The best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.
9 H, q0 n# u* K4 z3 r+ N
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 10204 ~' y* f2 N( Z  Y

6 T, Q# I: d1 e! v, d(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.
. ]/ w0 y" R& W% b" V8 @(2) For a given RF, frequency compensation can be optimized.) b- W% F- d7 }1 ~/ Z9 b$ Z4 Y
(3)Suitable for high frequency applications.; j- F  Z6 L  N: G( b5 i' b  `) ^
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:
- p2 g7 q; @- |1 m" L( i; H1 M1 X1. Input offset: Bipolar is better than MOS; X. C9 n3 m- y+ L6 u, n
KT/C = 26mV << MOS Vov
- j9 p0 R7 a3 V, Q$ U2. Mismatch 造成Randon offset
. H8 g" J2 U* C4 T  S3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯
+ q- `: I+ M' i* _9 v4 R
5 B: v* t7 o+ q: A  cslide 215-2166 F/ D! {9 V8 A" K, O
1. Signal 的輸入雜訊直接到輸出
, H/ ^: D' Y9 f: [2. DAC 的輸出雜訊也直接到輸出6 K$ M" K9 h& Y6 ^% i
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218
9 |0 t) G" E* h: B1. First order Sigma-Delta patterns in the output spectrum9 D, D2 A; U& `, o! S6 u1 V
=> Idle tones(pattern noise, limit cycles)
( O  R$ Y  @) u6 \' |2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
0 W' Q6 a. f7 r" q, Q+ w% b  |; Y0 _% e* i8 D, Z" m/ q" W
1.SC積分器的BW=(Feedback factor) X Gm/Ceff% _& w, [9 k2 b, l* s
2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta+ F- ]+ h5 G& }% {' h
3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容
, `& |- Z" `! ]4.Integration期間的GBW=BetaXGm/Ceff; J: m5 w$ |/ r7 c( j
5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)' Y1 P$ f* Q" w% a
0 q$ s3 k; [- ], z2 @( x" R% _
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-6 12:06 PM , Processed in 0.178010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表