Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~2 E' F6 |4 \, s
Two stage ring oscillator analysis
# B7 a( Y+ F; J/ u7 z
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~' ^$ f/ Z( y3 y& B
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯
, v0 {5 T. {, s) p7 o: T5 |5 x- e
賴永諭 發表於 2024-6-6 11:16 AM
, \  t) w6 y+ H0 f7 F- QTwo stage ring oscillator analysis文件上傳~~
: Z. c" D6 V% y! n
Two stage ring oscillator analysis文件上傳~~9 T+ S  E7 I! {  t& f7 t2 U( S
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
4 Z" J( @( w" R. z* D5 D7 e+ J* q7 S) _0 y/ {: }7 Z4 P; d
For a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF.
2 n3 m% ^4 \% YThe signal bandwidth is determined by RF and not by the circuit gain.
$ f. h9 L  A! u" y7 FThe circuit gain is independently set with RS.) s8 n% E: T" g
The signal bandwidth remains stable for all gain settings .
& u4 }7 a& x, ~! |) OEven for unity-gain operation, an RF resistor is required.2 X4 a  ]0 O- x1 T9 q
The best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.
2 W% C$ A6 ^5 H  `+ {# ~8 \
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020
3 N7 j8 L/ t+ y. A
/ {4 Y" l2 V; c. t6 c5 e. @" v(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.% C% ]7 ?8 H% c5 ^
(2) For a given RF, frequency compensation can be optimized.+ W" i- f3 z- ^8 \: [, J
(3)Suitable for high frequency applications.
6 R1 k) n& y$ r$ \3 J: ^) z9 y
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:
" }. l& @8 l0 x5 \* z* e) n3 y. U1. Input offset: Bipolar is better than MOS% \) i" o) m1 n, n2 F
KT/C = 26mV << MOS Vov
4 c! K) O' Q6 x  M5 O3 @# }6 T2. Mismatch 造成Randon offset
7 R" i4 i* K; o+ _/ Y: ^3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯
" _  ~( i' o4 Z3 `/ W4 V7 p! K& x9 Y8 {' v( C; {' F  P; Q
slide 215-216
" P  R* B0 w, T5 j  f, ?8 Y: c% V1. Signal 的輸入雜訊直接到輸出
2 R1 U- ~; n! w6 F  p8 V2. DAC 的輸出雜訊也直接到輸出
: @# u+ K0 A2 s* p$ |  h3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218- F' T2 j, D! }# ^! e! K$ e
1. First order Sigma-Delta patterns in the output spectrum" ]6 _; g6 h  u* z! p8 n
=> Idle tones(pattern noise, limit cycles)
8 l  y+ K3 ]: K( M& O( h: H& _0 c2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
; S' y0 |7 \# l4 M% d; B* f; M, Q6 `
: @7 A+ S& L/ ]5 W( L6 b1.SC積分器的BW=(Feedback factor) X Gm/Ceff
6 h# U4 h% [: |6 z6 L2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta( q$ W$ N, D- }7 u) h2 {" d
3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容5 G9 `4 {; ?1 R/ L- M7 t
4.Integration期間的GBW=BetaXGm/Ceff* h: ?: n2 c) {2 j/ P! V
5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)
: r! j5 J9 \/ j- l9 `% P1 k& g  U
" N9 l$ K$ J: E
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-9 08:25 PM , Processed in 0.169010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表