Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~4 t& W3 V% }! |  s
Two stage ring oscillator analysis, [1 l6 h) m' V( Z8 T
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~
2 S; R7 V5 h0 W1 v) H  p; V3 l1 I
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯
3 t% z1 t4 U0 V* T; P; E
賴永諭 發表於 2024-6-6 11:16 AM, p1 ]+ }2 [. X, @8 d! z) `+ Q3 p
Two stage ring oscillator analysis文件上傳~~

' x8 ~  @+ ?. d% G$ V) dTwo stage ring oscillator analysis文件上傳~~
% y; k, t! Z$ p0 U( N) D3 o# M
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 10107 j1 B; ?! W8 ?8 D  a3 O

6 i& Z1 [" N' g; P% @' }* wFor a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. 9 }! u. \0 c) ^4 `3 L
The signal bandwidth is determined by RF and not by the circuit gain.
# }- |  u# [# hThe circuit gain is independently set with RS.0 L' P% r$ A* G4 N- l7 \
The signal bandwidth remains stable for all gain settings .
% q7 t7 Y+ e% q" P. S  LEven for unity-gain operation, an RF resistor is required.
: e5 }; w/ q% D8 C, r$ L4 m1 WThe best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.2 f/ u0 }6 P, x  U. Q' g; ~
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020
1 _1 R7 I* r; l0 b- Y) Y+ J# `6 a6 ?' R. i) d& c3 H3 J  C+ Y$ D
(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.
' R8 _! x6 }2 Z! b0 G$ o( e. w- B/ n(2) For a given RF, frequency compensation can be optimized.
) p% R  V4 g, T/ h(3)Suitable for high frequency applications.9 D2 @& U+ i6 ^5 L
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:
1 G  p  k% z$ a, \' D1. Input offset: Bipolar is better than MOS- A  \6 u  }  S3 X
KT/C = 26mV << MOS Vov
" a. m" W, G% z( d- _' W2. Mismatch 造成Randon offset 5 x1 w3 k" r1 w, H3 a- n
3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯 # ]( s0 \  g  Y8 R: R( m8 P

5 d( ]- K: x6 ?7 R* O, g3 `slide 215-2161 b% ~9 w. _3 {$ t
1. Signal 的輸入雜訊直接到輸出8 G! Q: s$ m+ g* j
2. DAC 的輸出雜訊也直接到輸出' l1 W3 K! D+ Z# E: ]4 o
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218
' B2 C' z- Q1 |; D$ c5 h* L1. First order Sigma-Delta patterns in the output spectrum: `# u- d! J$ o
=> Idle tones(pattern noise, limit cycles)
# {2 @& c# p3 l( _6 t2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:, @( y3 p' ~( v% Z# i
, v! w5 {1 o! y5 X5 D5 S0 ?0 [0 i
1.SC積分器的BW=(Feedback factor) X Gm/Ceff9 n7 l1 z" i& c$ b+ L4 S! G
2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta
' u& l5 d$ n8 e9 T3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容2 t9 A9 [0 \6 P% N# G' K
4.Integration期間的GBW=BetaXGm/Ceff5 m7 o2 H+ P; T8 F$ z1 h
5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)
3 E7 F  e4 L0 s0 A* _. {2 K, G* Q1 v. D9 p+ T8 ?3 k0 P
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-11 08:38 AM , Processed in 0.166009 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表