Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~
! U1 |& y6 J! T# `, \4 p( b2 N8 ^Two stage ring oscillator analysis
1 r/ o  Q: r3 X* J& B
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~" |% r3 I' i% Q9 O6 V9 K2 h
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯 + i/ c' ^& t0 j; A1 B
賴永諭 發表於 2024-6-6 11:16 AM* {% {1 [$ T( q$ i5 P3 |
Two stage ring oscillator analysis文件上傳~~

, @1 R6 c- V9 r$ x- `, G, rTwo stage ring oscillator analysis文件上傳~~6 m1 ]" E6 i  ~, K* K
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
0 Q' }9 P" P4 _& m
( Y1 ?/ q' r, J4 @  ~  q( p2 {For a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. ! {" k$ t' v3 O+ s3 w$ z2 Q
The signal bandwidth is determined by RF and not by the circuit gain.
: x$ J7 @6 }" ~% |: F/ Y; FThe circuit gain is independently set with RS.( j0 G* z+ K) i8 P. W' g; R- ^
The signal bandwidth remains stable for all gain settings .& o: s1 r* w( X' c. n& r& \8 n
Even for unity-gain operation, an RF resistor is required.
2 h" L( D5 j0 L" x  }! Q& v5 OThe best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.% M3 Y  F" K, I. s3 b
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020$ W0 X! L, E( |
# ]0 I5 a4 j6 d3 O" O. S
(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.
6 h1 M8 e* q- h+ u(2) For a given RF, frequency compensation can be optimized.4 U" H" U8 ^7 ], M: @
(3)Suitable for high frequency applications.
6 o; z! N, P  I: m1 {
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:3 H1 {& H( U1 I7 b  T
1. Input offset: Bipolar is better than MOS2 W- G( P7 l0 Q& z
KT/C = 26mV << MOS Vov
8 ~/ d, A, A1 M  s% T' t2. Mismatch 造成Randon offset
4 j+ ^9 |( c# Z3 ]3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯
( ?8 ]; q# t4 b
4 _" ]  A) @) N. Z7 U3 {slide 215-216
5 w( o! M4 v; D3 D) o7 U1. Signal 的輸入雜訊直接到輸出
4 p1 u1 b4 k* U. ^( ^# w! O( Y; y2. DAC 的輸出雜訊也直接到輸出7 ?. K, |* Z" S: y4 j
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 2184 z! Y6 |" L& P- I$ v* r- m6 h
1. First order Sigma-Delta patterns in the output spectrum
/ u% j4 u. ~. s- w' b=> Idle tones(pattern noise, limit cycles)7 e: k( u9 k8 t6 M
2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:$ S4 `, G: y# v7 j+ U9 Z8 |

4 [1 d$ z. G% X- o) A1.SC積分器的BW=(Feedback factor) X Gm/Ceff. V+ O8 g, _1 R, T* t1 \
2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta
* i) a/ t5 Q) k3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容+ l# d5 @. p. _/ Z: u+ ]
4.Integration期間的GBW=BetaXGm/Ceff
5 r6 D4 j9 d1 x5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)& Q# ~/ m$ t3 N; X. K
8 `4 T% H% }. H- _9 N
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-8 05:50 PM , Processed in 0.167010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表