Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~
& Y0 f7 A( [( E* PTwo stage ring oscillator analysis' c7 Y0 ~' R7 F2 R4 F1 A6 V
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~1 E- h7 y( h0 a3 {, I2 e
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯
- T4 Z7 `' G2 u2 ?8 _; I) t% l
賴永諭 發表於 2024-6-6 11:16 AM
# }* u! ^6 J( q) E( i9 WTwo stage ring oscillator analysis文件上傳~~
# C5 x8 e' l# Q
Two stage ring oscillator analysis文件上傳~~
1 Y; J( e% Q7 d1 l1 ^% l
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
5 r% E) U  N5 B8 H: ]- n8 y( N8 n
+ C# D7 l3 K6 W6 g* @For a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. # D' V% U, M( F, p! Z% j! t0 U
The signal bandwidth is determined by RF and not by the circuit gain.( N* z+ b2 M9 O- w; s* U
The circuit gain is independently set with RS.8 z& s3 S; T9 I, J7 h" \
The signal bandwidth remains stable for all gain settings .5 w% J2 }" t$ r5 _% V
Even for unity-gain operation, an RF resistor is required.+ o, [4 f; V' l$ |6 J, T
The best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.; z( v- m9 [& ~
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020) {( F' X5 W- u+ |
$ M) d  q! Q( L
(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.
1 s3 g- ~) o$ m: O: C3 T; h- U2 L(2) For a given RF, frequency compensation can be optimized.
8 j6 ~- g" d* p# [(3)Suitable for high frequency applications.
9 _% S" f8 \! O
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:% l& E5 z5 @" e( p; s6 h
1. Input offset: Bipolar is better than MOS7 a7 [+ a0 i/ W$ \! F0 ~4 a5 i
KT/C = 26mV << MOS Vov% T% B# Y$ L0 w8 E. `! @; b
2. Mismatch 造成Randon offset
$ a# Y8 x  M, _2 t: C/ h* s3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯 7 ]3 f% v0 n6 Q3 T, Q
) A& }8 V& _, C* o* P
slide 215-216
1 z$ G6 V$ I( G- B6 l4 H3 e% `1. Signal 的輸入雜訊直接到輸出  O' ]9 `! K3 o9 ~
2. DAC 的輸出雜訊也直接到輸出1 l- X! N0 R$ F! @1 U; {
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218& R+ @! m. L) e; q' _/ ?: R3 s5 o
1. First order Sigma-Delta patterns in the output spectrum
# i1 c( B0 ?8 u=> Idle tones(pattern noise, limit cycles)
8 T- V( Y' P- o2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
! ]# s! t$ }( H8 Y, o; U% d" L+ S6 R1 k& p
1.SC積分器的BW=(Feedback factor) X Gm/Ceff
+ l% s# k7 N4 s2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta
  ~9 |* Q2 j' |; N3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容8 L" r6 U4 e2 f$ G9 y9 C$ L
4.Integration期間的GBW=BetaXGm/Ceff
+ G" O' j8 Q2 E' y0 T& y0 a) Z5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)
2 t2 Y- p1 Y+ b& ?4 H, V- ]7 C
' e- K( Z5 U) \+ y; s8 |$ z* W
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-7 02:48 PM , Processed in 0.167009 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表