Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~
# K  ?5 Y$ D! R' C+ w# n  NTwo stage ring oscillator analysis
8 h) j  Y$ R2 n
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~0 _! l! W4 x: A$ D6 ]. d) C' N
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯 & l  l3 T* n1 y4 p% S
賴永諭 發表於 2024-6-6 11:16 AM
% G. j6 R1 Q- s7 V0 X8 wTwo stage ring oscillator analysis文件上傳~~
* X3 S6 |' F8 L" d
Two stage ring oscillator analysis文件上傳~~
: y7 z/ `( v+ B7 O7 u0 A* R- l
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010- M3 ~7 U$ R+ {8 T! P/ m
6 A" r3 z1 l) r$ Q$ M1 R7 ~# W1 M
For a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. : g- \8 W- {  g' a$ ^
The signal bandwidth is determined by RF and not by the circuit gain.
7 \5 W/ ?& {8 |! u1 PThe circuit gain is independently set with RS.
, _% V, a# Q( `; q0 K( aThe signal bandwidth remains stable for all gain settings .# L" H* q# R, k0 T, q0 C
Even for unity-gain operation, an RF resistor is required.
% M* N- Y, ~! bThe best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.! V# U3 t" b  W
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020& B; d( V) N( E1 h5 r& z
, w& m# g+ B1 e4 f. ?
(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.
+ {, s+ W( T: T' W1 m* U(2) For a given RF, frequency compensation can be optimized.
/ P, T$ Q( W  r" h4 M& E; D8 p(3)Suitable for high frequency applications.
( }+ Z* C& [) S( z- M+ L+ s) {; K/ Y
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:
6 ]# h  `& C; D( }4 s4 B% `- M  R1. Input offset: Bipolar is better than MOS
7 K6 E9 e4 E$ g* @% hKT/C = 26mV << MOS Vov
6 @; h- t0 I: r; [: x9 s2. Mismatch 造成Randon offset 8 k  }5 c; S0 L4 U' W. |1 r
3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯
- x/ T0 Q; G( I% o; e
) G8 |8 M! ^: E9 v9 \) rslide 215-216
2 d, |' @/ Q8 K" {1. Signal 的輸入雜訊直接到輸出- s0 F: v! d( F" k" i) w
2. DAC 的輸出雜訊也直接到輸出, S$ d3 z) v2 C' k; @8 M; ^
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218, v& I6 ?/ |' {4 F
1. First order Sigma-Delta patterns in the output spectrum, t( @) a2 a6 @6 s: |2 g5 P
=> Idle tones(pattern noise, limit cycles)" @8 W, ]& l# `6 j6 S$ \. T4 q; c  I
2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
" p- s+ s1 o, p: H) K" l/ y  S3 ?/ o( z8 T9 ]6 ~9 n* ]
1.SC積分器的BW=(Feedback factor) X Gm/Ceff
! c! j% `' f* o! F- w7 c5 O0 s; k  o2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta
( n2 m) t. L. K- W3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容: P; E3 V. c) [4 F) a( H
4.Integration期間的GBW=BetaXGm/Ceff
: W! ]) a/ q) n0 M# s: ~; L* u5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)
3 G4 B5 [0 c) u
1 D5 n5 Q5 ], l; p% F: f" n# E
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-8 03:30 AM , Processed in 0.164010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表