Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~# t9 S7 }/ g" R
Two stage ring oscillator analysis  D6 b  \* {: k, {4 J/ j3 K
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~
) s& R4 ~3 c! I
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯 & U" N! o4 h" V5 a
賴永諭 發表於 2024-6-6 11:16 AM- e5 P1 m. s& ~4 ?0 R' _8 D) _
Two stage ring oscillator analysis文件上傳~~
9 ^. L/ o# S$ F9 O  E3 z
Two stage ring oscillator analysis文件上傳~~
; Z% Z* ]: ^5 N9 J
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010+ F0 W. t9 G% u& P+ i

0 T* \2 f- j: EFor a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF.
7 I9 z( w/ c0 ]; ?6 [. xThe signal bandwidth is determined by RF and not by the circuit gain.8 F% S3 Z- N8 X8 G4 O& i: \
The circuit gain is independently set with RS.& m6 ^" H2 T3 u7 J, ?+ I
The signal bandwidth remains stable for all gain settings .6 _% @4 a* g- B8 W  n$ ]
Even for unity-gain operation, an RF resistor is required.4 p2 C& Y; p3 g" U8 a
The best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.4 j/ \9 z" \; E% K
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020/ Y9 s5 W0 Y/ W/ D
% A; V9 b) c* z3 V3 O8 V
(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.+ _) w0 t4 H6 ]8 t5 S8 m- Z
(2) For a given RF, frequency compensation can be optimized.
3 ~0 f$ ?$ }/ I! A8 L. M(3)Suitable for high frequency applications.+ ]1 V, w0 ?( L  b; ^/ j0 e
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:, N) U2 S% e9 a* a7 V! v; u$ X
1. Input offset: Bipolar is better than MOS
, B' G9 ]  Q" y1 n& H3 U0 Z* v$ QKT/C = 26mV << MOS Vov, T, ^3 l# o6 x, n& u9 j5 g/ A
2. Mismatch 造成Randon offset
1 L5 }3 o/ K8 u. D9 j  \# x. ~3 G3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯 - I0 p3 G" H' W0 e6 O4 Q

7 P/ |0 `7 X! C/ c9 X: }" Bslide 215-2165 r' _/ ^$ b$ V7 \  K$ K. F9 ^
1. Signal 的輸入雜訊直接到輸出" J1 ~; O" s/ H+ J$ q9 j+ R+ F
2. DAC 的輸出雜訊也直接到輸出# S$ R$ k5 K# _5 ~
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218
! T. [# Y6 q7 m8 O9 \1. First order Sigma-Delta patterns in the output spectrum* ^6 K* l% R2 B" _* O8 P
=> Idle tones(pattern noise, limit cycles)
! T+ i6 G. `3 M; p2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
; Z. U: P) ]. x0 ^4 \' X( d8 T2 ~  C( @
1.SC積分器的BW=(Feedback factor) X Gm/Ceff) v% D9 H* t3 M! X4 z; u
2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta
; i1 r8 g' L/ ~3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容
2 S& ]3 o% g# o4.Integration期間的GBW=BetaXGm/Ceff8 F4 C/ R1 ~. f4 @+ E
5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)6 F/ o" `8 |8 N" |5 N

, t0 d, s+ _6 N" C
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-9 01:04 PM , Processed in 0.175010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表