Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~. z( U! ^, u9 {  ~9 ~. F) q9 c5 }
Two stage ring oscillator analysis5 l% P. k) P$ h5 W+ }! J3 G, Q
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~9 f3 @2 q7 v0 ?
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯 8 N' n- _& P8 _) [7 @
賴永諭 發表於 2024-6-6 11:16 AM
2 Q4 [5 O+ A7 oTwo stage ring oscillator analysis文件上傳~~

% O- J/ u# Y4 qTwo stage ring oscillator analysis文件上傳~~
2 ^3 l* p( I; |& v. F6 b
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
) Q* i. B* \: w/ }
$ Q. h4 v* c/ j, j/ B, Z+ O" @' PFor a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. * w0 c, m/ ~. ^9 H( S
The signal bandwidth is determined by RF and not by the circuit gain.
: F+ i4 i- _6 f5 E' ]The circuit gain is independently set with RS.
  ~( [, l! a( a% k4 r7 Z  JThe signal bandwidth remains stable for all gain settings .; C' ~* s/ S; W
Even for unity-gain operation, an RF resistor is required.2 }. T" \2 d- k4 e& `$ Z& \& ~
The best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.
% `0 b, |  c9 y3 p1 a
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020
: {1 z7 H- R/ i4 A. m9 A0 R' [+ \* c8 w% Z* ~
(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.
2 ?: k6 X: N1 G3 B; E) H. X5 U(2) For a given RF, frequency compensation can be optimized.
8 }5 G1 m$ i1 `, ~' g, C(3)Suitable for high frequency applications.
1 Q0 ~- s9 G% {9 C
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:% e1 m9 @$ |* e; \! N* x6 A
1. Input offset: Bipolar is better than MOS, B8 l, Q! c  R8 r8 B" Y: u
KT/C = 26mV << MOS Vov/ N5 n! ^* D7 p" x6 O
2. Mismatch 造成Randon offset ( \- N7 B  e6 [, {2 p0 z" l
3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯 3 A( Q+ A: {* y* |4 L" y* I
0 F0 }2 m- ~5 E6 p4 c( l, t! y
slide 215-216
- ~- N+ V4 X0 z+ K1. Signal 的輸入雜訊直接到輸出
, C2 E- [6 \+ E3 _1 C4 _2. DAC 的輸出雜訊也直接到輸出% N# d& W" q2 T0 ^3 y; l" O7 N
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 2182 Y* `8 \: O0 b+ K/ f1 H9 g, t
1. First order Sigma-Delta patterns in the output spectrum
# @/ K7 i/ l) O% G=> Idle tones(pattern noise, limit cycles)% o5 [; M: W$ R. @  H3 g$ o
2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
  q' }9 T0 _+ i* S* g9 u' ~7 a" {7 f2 L8 m+ T+ Y5 `
1.SC積分器的BW=(Feedback factor) X Gm/Ceff- I2 C: D, w: q
2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta
% j# D' T% K  B6 i* p( C3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容% u( _, m" ?; k9 S: w( W: p. l8 f
4.Integration期間的GBW=BetaXGm/Ceff: r8 q& N. H8 ^$ ~) D
5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)
' U* i2 q  H2 T' _8 d* E
1 \! P+ y* n  a" p3 T+ s
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-6 06:21 PM , Processed in 0.167009 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表