Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~
1 G! B4 a1 v; W& `' HTwo stage ring oscillator analysis. A' r" F7 p) M6 E) {; _0 M8 f/ W
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~
) H" L- V4 i6 W! i  O
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯 - m$ ~/ B9 H* W. E1 l
賴永諭 發表於 2024-6-6 11:16 AM1 w+ F6 D4 r  ~5 e1 @" u
Two stage ring oscillator analysis文件上傳~~
" G! E4 h1 C& f
Two stage ring oscillator analysis文件上傳~~" Z7 g8 k* e! L4 }+ C4 p/ J
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
1 B# Z" B( s$ I3 c( ~4 j
+ F4 }/ p: N" k& a! y# K- |5 UFor a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. ) H$ n/ d7 N+ |$ V
The signal bandwidth is determined by RF and not by the circuit gain.
! u# L* F; e! U) y/ D- LThe circuit gain is independently set with RS.8 t; P3 J0 Z6 g" F
The signal bandwidth remains stable for all gain settings .
# @, K6 t7 K1 J! uEven for unity-gain operation, an RF resistor is required.
$ ^& w) z) z6 U! u* J( l' n4 JThe best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.* L$ R& b0 M% Z* _* ?+ m/ T2 i
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 1020
# O6 q' B  T" v3 g; {+ ~8 n8 V
0 f5 u$ i+ e& v( P(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.
) t, @. M% ^9 K0 h% L2 |0 x% y(2) For a given RF, frequency compensation can be optimized.5 |+ ]" Q3 E3 ~  u& ^
(3)Suitable for high frequency applications.
; V# U: s5 t( M+ u1 n
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:
9 }5 [1 @1 e' ]: f- t1. Input offset: Bipolar is better than MOS
9 u* F" l1 N/ F- eKT/C = 26mV << MOS Vov
) L. R4 q  @( V7 J2. Mismatch 造成Randon offset
/ r) d" A% Z+ B3 x4 }+ p2 r3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯
+ |! _. {+ l3 n9 v1 ~
( o9 Y8 K; m5 w  p- ]slide 215-2165 N0 G9 g2 n" i+ h2 G1 O
1. Signal 的輸入雜訊直接到輸出& C; G" I3 I6 [8 X
2. DAC 的輸出雜訊也直接到輸出
$ r- W' R& i- Z8 f! W& ]0 N! P3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218
3 c: ?  O7 P6 X" c1. First order Sigma-Delta patterns in the output spectrum- i8 W& a" {$ n, I1 _! ^* c# P
=> Idle tones(pattern noise, limit cycles)
8 t, x( g& U, p% y$ H$ J! [$ J2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
  q! d8 J% l% D, [6 D7 S: Z0 x/ G
1.SC積分器的BW=(Feedback factor) X Gm/Ceff& z( e3 `3 q* B# m* _
2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta  t. ]3 g; t/ J5 O2 @# D+ R# f
3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容
5 z: X0 a# V5 Y  y& p# q$ m4.Integration期間的GBW=BetaXGm/Ceff
& E' i" l9 D" x5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)% f0 W+ S7 F- v1 I, ^

6 w$ u* `+ q- R
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-8 06:26 AM , Processed in 0.167010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表