Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~
! ]( K8 q. p# I; J; ITwo stage ring oscillator analysis
) U; R& p" Z5 a* R, e: L0 V
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~/ t+ _3 l0 M( r! ^
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯
, p5 _$ C# c' c( Y& L" p
賴永諭 發表於 2024-6-6 11:16 AM% Q1 X8 N7 F/ J& H) R! g
Two stage ring oscillator analysis文件上傳~~

6 j/ p" c7 g) a2 Q6 @3 kTwo stage ring oscillator analysis文件上傳~~
. M' |2 M4 Y( c2 B8 |
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
4 S2 V& O8 K% M  s; N
! k" i1 I3 V2 T4 G& v2 {For a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF. 9 s( q# c* B$ N% A+ w9 H
The signal bandwidth is determined by RF and not by the circuit gain.
7 q4 v5 C) z+ u& M7 Y! iThe circuit gain is independently set with RS.
5 f# [2 c% }; W& z( Z" cThe signal bandwidth remains stable for all gain settings .# Z( _3 }) _9 C; x+ g! H5 A* x5 _
Even for unity-gain operation, an RF resistor is required.9 {3 y+ V+ o: |. m
The best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.0 b: t7 \6 F' n* B' A( [
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 10203 y, @8 I4 `+ n7 Z

  n& h3 J5 Y, ]7 s' i: R+ D: V(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged./ N. i8 J3 J7 [9 L4 Q* W$ l) }2 E
(2) For a given RF, frequency compensation can be optimized.' M9 M$ S2 p  ^, q+ ^
(3)Suitable for high frequency applications./ k: J$ O+ M" e4 M. d' t) F# Q
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:
8 E$ }7 @' F  N9 |1. Input offset: Bipolar is better than MOS
* ?% Q" X% k3 y; f% wKT/C = 26mV << MOS Vov
1 Q! F: t# G& Z( {. R+ f2. Mismatch 造成Randon offset
$ E8 S# d* G/ H3 J3 S) P8 g3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯
! Y9 N4 a5 ?' v% i
3 d- ^* y, f5 M5 _4 ?2 Bslide 215-2163 V0 M/ `+ O. {( l( w$ W
1. Signal 的輸入雜訊直接到輸出
- i6 j& @) r6 Z5 G4 |7 |* M2. DAC 的輸出雜訊也直接到輸出  j, i6 V1 R* x# G
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 2189 S4 |+ P2 S5 V$ n: |
1. First order Sigma-Delta patterns in the output spectrum/ K, o* H4 o7 a% ]7 d
=> Idle tones(pattern noise, limit cycles)
* b3 j' d' v/ B2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:
2 u" U: i& r6 L! R  |0 m5 C" I
* d, U# r8 `: f4 J; y$ z7 f: s1.SC積分器的BW=(Feedback factor) X Gm/Ceff
+ T: E+ E- [$ x) H1 b. K5 J2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta
- |+ B0 ?1 J6 c. H1 C3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容6 n; _2 F+ V- _; p; d# \# m, L' g
4.Integration期間的GBW=BetaXGm/Ceff
' F- Y/ B8 T2 P( v6 z) q' C4 P5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流)
" A/ j  c! ^, n- l( @" a9 u! K7 |  g9 a
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-9 05:39 AM , Processed in 0.173010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表