Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: 賴永諭
打印 上一主題 下一主題

[問題求助] Sansen讀書會...

  [複製鏈接]
61#
 樓主| 發表於 2024-6-6 11:12:29 | 只看該作者
Update 文件~
, K7 @3 t- I7 B$ t3 vTwo stage ring oscillator analysis
0 f/ ]2 N* ^; `2 x" d5 R' g5 b
62#
 樓主| 發表於 2024-6-6 11:16:57 | 只看該作者
Two stage ring oscillator analysis文件上傳~~. k( o6 t+ p# x) n: Z/ S7 f
63#
 樓主| 發表於 2024-6-7 10:04:08 | 只看該作者
本帖最後由 賴永諭 於 2024-6-7 10:05 AM 編輯
6 h5 J6 ?: z. t' F
賴永諭 發表於 2024-6-6 11:16 AM
/ W2 ], z7 Y/ lTwo stage ring oscillator analysis文件上傳~~
4 O+ ?9 Z7 Y4 n% W
Two stage ring oscillator analysis文件上傳~~
0 Y6 ], Q# P8 n0 ]. x
64#
 樓主| 發表於 2024-8-30 17:19:57 | 只看該作者
slide 1010
( j9 P" G/ ~5 q& S+ J! F% |/ D: p2 v* O! ?1 I' r8 A# [  Y: ]( y/ M
For a CFB amplifier the open-loop gain is ZT and its feedback factor is 1/RF, making the loop-gain TCFB = ZT/RF.
/ d: {# n; |8 D% O2 Z( d. D( wThe signal bandwidth is determined by RF and not by the circuit gain.
: S: G& J- M8 m; ]+ z$ lThe circuit gain is independently set with RS.' X2 @& c, X8 G8 ]: u" P
The signal bandwidth remains stable for all gain settings .
+ H8 [! n  E# L- \Even for unity-gain operation, an RF resistor is required.
, {0 |# t; T( @5 b4 Y& A5 J; kThe best practice when designing with CFB op-amps is to use the RF values given in the datasheet and to adjust the desired gain level through RS.
7 T" l$ I5 y/ L  k/ o
65#
 樓主| 發表於 2024-9-9 10:21:54 | 只看該作者
slide 10207 {. v1 Z. r& S

  e2 m5 y+ W/ V$ V4 F5 A(1) The closed-loop gain can be modified by changing RS, leaving the closed-loop bandwidth unchanged.( P4 l: {% X, X6 I+ s
(2) For a given RF, frequency compensation can be optimized., J( ~1 I! P4 `2 }, [! N' G1 L4 c
(3)Suitable for high frequency applications.2 p: A, k* `; ]) o8 t- K9 S
66#
 樓主| 發表於 2024-9-27 16:33:16 | 只看該作者
silde 1557:
6 u8 m, [* c/ W1. Input offset: Bipolar is better than MOS
  J, _3 @# Y' W$ {" S* n4 H3 wKT/C = 26mV << MOS Vov- y3 k) f& V3 q# H4 C( o) q
2. Mismatch 造成Randon offset 0 ?  e' J4 H4 S, B
3. 電路不對稱所造成Systematic offset
67#
 樓主| 發表於 2024-10-17 15:43:59 | 只看該作者
本帖最後由 賴永諭 於 2024-10-17 03:48 PM 編輯
' `7 [8 G* c, N5 h5 H9 `* v
" _) D: w9 h* p& y3 Pslide 215-216( Y: [/ l2 G2 _3 H& J; J8 f
1. Signal 的輸入雜訊直接到輸出( u* Y: ~- x# {+ }
2. DAC 的輸出雜訊也直接到輸出$ r, q' O3 s/ z* P$ e+ \5 U
3. Quantizer noise 才有noise shaping 到輸出
68#
 樓主| 發表於 2024-10-18 14:26:49 | 只看該作者
slide 218
2 e# _* Y0 |2 M' }9 E, a1. First order Sigma-Delta patterns in the output spectrum
+ v- y; ~4 z2 h, `  K( x=> Idle tones(pattern noise, limit cycles)8 z: T7 G- c% A* G" w3 \/ E
2. Second order Sigma-delta 輸入太大時還是會不穩定
69#
 樓主| 發表於 2024-11-12 17:58:39 | 只看該作者
slide 1756:* y& b1 Q. b7 }% f: k

3 Z8 d2 h- }% Q  t1.SC積分器的BW=(Feedback factor) X Gm/Ceff& s# J# [# G9 h2 M) ?7 b! P) z) A' p
2.Feedback factor=Cf/(Cf+Cs+Cp)=Beta; g: X' s  O8 Z4 Q. u1 D
3.Ceff=(Cf串(Cs並Cp)): Cf回授電容,Cs取樣電容,Cp 輸入開關電容求和節點處的寄生電容
5 G& @8 d% q$ J: W* k8 G' Y4.Integration期間的GBW=BetaXGm/Ceff
+ j  O; k9 k$ }, V5.Integration期間的SR=Io/Ceff(Io opamp 輸出電流), X5 g; m% C4 Y1 d* v9 t5 A) H
7 K+ u2 \1 _6 I1 ^! ]: f; {. w; f
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-12-8 02:54 PM , Processed in 0.172010 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表