|
A top-down design approach in IC industry comprises of three levels which includes:
: C9 B% N# R% ?1 P; x9 }IC design (circuit-level), model / device(device-level), IC process technology(fabrication-level).
. k; i ^! |- E" t# _On the circuit-level,
3 r9 r5 {2 c" D( ga compact model provides the external terminal electrical characteristics 6 e2 |+ G- a: W% N' R
resulted from the mathematic expressions of an electronic device.7 P7 K' w- P" o. n ]- j
The external terminal characteristics (Pin Characteristics) includes terminal voltages, currents or charges,
7 R1 `+ T# q' @+ d; u; {are featured as the input and output ports values.
0 e7 o9 z r9 b7 cThe unknown ports values of a device are solved by a simulator when performing circuit analysis.) [( o1 ~! F: O/ `6 `
After the structure and behavior of the individual compact model is specified, the description(structure and behavior) are
9 Y* R" i- c" a% Y( _; ?; t ^4 Xsubmit to the simulator. The simulator employees KCL and KVL to create a set of nonlinear equations.
& a/ B, O' ]; i: Q. y8 K2 uThe nonlinear differential equations are not solved directly, but with approximation and iterative methods. Under certain ' M. W( e8 C d
approximation, the equations are solved with the Newton-Raphson method. The solutions are equilibrium points of nodal analysis.) _, w; ^5 d! G' d6 K3 C
IC design engineers work on a higher abstraction level than the device(transistor) level.
) y% \) {# |$ U0 X9 UIn other words, transistors are the primitive components in the eye of IC designer.7 F) H( c" q/ \* b2 u: p/ |5 J
A virtual symbol is the representive of a real device(component).
& z2 p8 U6 d% ]- }For instance, transistor's compact model is seen as a 4 pins symbol. & `- c9 D; G; i6 F4 Z
In Advanced Design System(ADS), three design types are allowed: schematic, symbol, and layout.' w7 @- M, l; o1 H
Those designs can all be stored in a small containner names "cell" and a big containner names "library". ; P) u, z' L0 g) M0 f' [; ?
IC designer works with the connection of some symbols in a schematic.' l3 p5 P% O @9 C* v# ^& p7 W
Each symbol represents an electronic device (component). u3 W7 ^, N; t* e7 P: D
& \5 k' i6 M$ V9 E0 c9 d8 O5 R5 x! S8 O& o8 `$ n1 e, @. U
/ E- p% X2 W" h; c4 |: RLittle knowledge of a device's internal structures and behaviours are required for IC designers. Because a device works as a funtional block. In stead, a device's external structures (connection) and behaviours are of concerns. % X- d0 N5 a2 W% u; g% D
On the fabrication-level, * I {& |3 F: C) ^
a compact model has the internal description of the device characteristics by means of a set of physics-based expressions with
- Z5 a4 w7 u) A: K( ^3 M$ C% S/ vtechnology dependent model parameters. The physic-based model parameters values accounts for the actual behavior and properties * ^/ o/ J# {& E* {+ `* h+ e
of a device are defined by its process variables such as: geometrical dimensions and doping profiles.
" ]- ~3 {* E! }1 Z4 p$ ~6 LThe true parameters values need to be carefully measured by the experimental setup of device characterization.
7 s0 W) q: A* O! g& ~' {. P1 uAccordingly, 4 ]0 I7 t/ z5 L( }- e3 e
the verified compact models are expected to be implemented in simulators.
: d N8 Q- G0 M! F. K/ LThus the modelling accuracy and computational efficiency that a simulator can provide to integrate circuits' analysis
/ e! c* a. C" L$ L3 \8 t3 Kis the same as its implemented compact model. Meanwhile, a compact model is the most crucial process design kit, which plays as the interface between circuit designers and device developers. % u1 r) H' d- j& @* z
1 q3 I2 E5 R) }; `# c- t! _& Q6 S/ W- [& L+ e' L4 B
' I {/ D2 N) U+ u+ f2 R" Z! o: D+ ^6 T5 M1 B7 I3 N
; R2 R+ ?- `' D+ e3 {" b. c' B" m" c3 V$ J; N
p4 g4 Y. W( P% L- J, Q! u
3 Z+ q1 h6 H# E# s2 D# ~8 I( O E8 }+ ]& j0 B
|
|