SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010
/ H& a* P: r' O% ]/ }/ ~: u |
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/2010& v' V1 M; d" o" z
|
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0$ Q6 R2 G _ i; A, I" r
| 6/11/2010 % e1 M! [5 T8 l) q$ W+ X0 N
|
Synopsys to Acquire Virage Logic
' P u2 d) S7 v* k9 Z B | 6/11/2010
/ p5 ?1 u5 ?1 u |
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard 1 P' |3 A! z6 E0 F+ H* p6 }
| 6/7/2010 2 d9 h+ s9 g8 S) Z/ S8 u
|
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs ( M# G3 P0 I$ {/ b
| 6/4/2010 6 o, P z! e7 r4 g. N% r
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards" ! c! q P$ C" W+ [: ^
| 6/4/2010
* q0 h# E7 P, ~. s9 x( U |
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology : N* X1 W8 b+ |8 a/ H% \
| 5/13/2010
/ U* H; C' I0 Z- m' u; k |
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm
! X7 p( z4 r+ A# c4 ` | 5/7/2010
* y c. i- E% Y |
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature
* r$ [3 U8 ^/ n1 U- m | 5/7/2010 : d$ T8 ?# l- f6 F* j# y9 l
|
Synopsys Launches Industrys First MIPI DigRF v4 IP
6 h* }- B q. g* }$ a5 M+ g; O | 5/3/2010
! n# l# J$ M' ~; A |
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces * V" X/ n$ ^. @
| 4/28/2010
9 b! Y$ [% ^9 \9 M5 S! L |
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs ) x1 E0 k, S% c0 B I
| 4/22/2010
/ m3 z! X5 u; K0 G5 u# C E _ |
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
6 m, W6 o4 O$ f) w | 4/19/2010
7 G8 m" F) H) O7 p# `& l6 }! U |
Synopsys Expands IP OEM Partner Program with Two New Members
$ c* W+ H! o* q | 4/14/2010 " X2 d+ t, c! R) u
|
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY 2 N6 D( m( P9 S' |* c* K% [
| 4/7/2010
( y0 _6 L8 f% m& T6 J, G |
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification " o5 i6 C+ W' E4 d, z% R2 }& k
| 4/5/2010
- v. x4 o. O3 U) S/ w" R |
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family
. i/ S8 _6 m3 F2 |* R1 j; t% F | 4/1/2010 % g! q$ Q+ ]4 q* J
|
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product
) N# F9 r& V' o: z7 F | 3/30/2010 K+ T9 |% ?- d8 j7 x
|
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route
2 t3 T) |9 S; B0 b3 A | 3/29/2010 , [+ A# D2 D$ g' U! H
|
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions
" {7 o& M. g+ L* J | 3/23/2010
" v. e0 G3 A( g# P) p) O |
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development
* X6 h0 Q: R1 `& x" c4 ~% _6 b | 3/23/2010 , H: h. P8 `1 y l$ a5 P; |, Y
|
Synopsys Completes Acquisition of CoWare
" M/ C. E' Q& B+ G | 3/23/2010
* _% Y6 f2 [7 ^' d+ J) A |
IMEC and Synopsys Collaborate on 3D Stacked IC Development 5 y% s, W6 Y+ L- G g+ P
| 3/10/2010 : f m. T/ g/ I
|
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction ; p- o' Z4 \/ b$ V; q4 H$ q
| 3/10/2010 : y* r3 D6 m4 Z; k% F6 S2 O( v2 f
|
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical & q: w3 M s- \ k$ I$ _# g
| 2/9/2010 5 R4 u& A- x$ y. j) z' ?! K
|
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services
* Y2 S* v# P M9 b# w4 Y8 v0 S | 2/8/2010 ! Y C8 _) a& I: f* A: T
|
Synopsys to Acquire CoWare 6 P0 D5 v+ v+ b I2 ]1 w" |
| 2/8/2010
! n6 H$ ?+ u! i8 [5 A2 Z |
Synopsys Acquires VaST Systems Technology
% N6 A8 H1 P) T) @$ [8 S+ t | 2/3/2010
" Z& B0 P9 t# E4 u1 b9 A V |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions
$ q6 {2 n9 M8 c% \ | 1/25/2010
& d6 L9 w$ D( y5 Z' ?; Q& { |
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies : v! b- T( h- {8 ]/ K7 `0 @! N
| 1/25/2010
( i' |1 b% k9 q% f9 E+ s% Y! z4 ` |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology
; x$ F5 F- Z/ M( X# D4 g5 @) }; q | 1/25/2010
. L, S" a8 F1 b& i7 L+ }: o% A |
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs ; V6 I/ U8 G3 _$ @
| 1/13/2010 $ x3 [% B' h+ {& A
|
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models & Z9 L# m7 D \* O, k
| 1/12/2010
. y# ^- ]$ i) Z. t/ S: q |
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X
* O5 J5 S1 \ L5 j: D# h6 O | 1/11/2010 ' ~ v" @9 K: S5 \3 I, ^
|