SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010 0 ] N7 J W- Y! y, y
|
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/20107 T, {) B% `! F) b/ _8 C
|
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0
9 y9 \- G. S! b | 6/11/2010
) ^6 ?* U5 ^+ t* @; p |
Synopsys to Acquire Virage Logic , S0 b7 L3 o: ^
| 6/11/2010 0 u1 I/ X8 `8 r; b/ k5 g
|
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard
& W) C5 ~: A8 b, h8 W | 6/7/2010 ' \& X2 K, X+ Z
|
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs
; Y2 [9 m2 W; Z9 L: u$ b$ }# w( ? | 6/4/2010 ' H+ X" z) K6 P/ R& g) Q
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards" 2 B) c9 ]4 d; g: r5 J$ y y/ u1 m
| 6/4/2010
6 I$ P. C; |4 `+ C7 \ |
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology 5 R- H+ Q& P) V9 a) E
| 5/13/2010
' ^3 b! j- A7 v/ d I1 [6 t |
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm & d: f1 Z4 @7 [4 f# K: M6 i+ Z# m d
| 5/7/2010 . T, T1 u* d; l% {* u6 O% I! E
|
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature 4 d% j7 t, P2 q+ h+ |6 p6 F
| 5/7/2010
/ e# I4 C6 X* G& Z |
Synopsys Launches Industrys First MIPI DigRF v4 IP
% W) u+ _- m) m' j# z2 g | 5/3/2010
& s* g( [2 W- W4 h |
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces $ s- D9 B. L3 Q, c( t
| 4/28/2010 * A4 p; h& i# O4 E; ^
|
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs % B$ n7 n: q- X) ]4 D
| 4/22/2010 2 v2 v( s' u' T g: z' _
|
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
( i) T8 o3 h0 M( N | 4/19/2010 3 J$ z7 U$ D/ Q' }
|
Synopsys Expands IP OEM Partner Program with Two New Members
9 x( z5 }( b2 C% s6 b: I | 4/14/2010
; [- n! M) u/ N |
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY 3 r1 ~) @4 ?/ W, a- c: Y# [
| 4/7/2010 # B: _$ b6 Z# V
|
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification 6 x/ i( v3 K8 M! V
| 4/5/2010 : |( U0 K& |1 {+ ]7 Y1 |
|
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family ) f. Z4 O+ g* ]) l7 f; i9 g5 w
| 4/1/2010 - h- @2 G" j8 v2 ^
|
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product
+ d) ?- B/ x' u) g' ~" Z ^% D& } | 3/30/2010 % j7 V5 c& ^& b
|
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route ; N) B$ A1 d( L8 _3 K/ L
| 3/29/2010
1 H, o2 C- c t) T. C |
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions
$ r3 }9 Y6 A& n' z3 q | 3/23/2010
) @6 \& v' i L. y3 b. _6 ]% M |
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development 9 G; N- i" p/ D# C3 i
| 3/23/2010
- k; m( Y$ u" P* ^ l L" s6 X# G |
Synopsys Completes Acquisition of CoWare & \: s. Z; L; Q6 [: |! C/ }
| 3/23/2010
) F5 I1 |$ Q9 S7 ^' c1 G |
IMEC and Synopsys Collaborate on 3D Stacked IC Development
/ }6 g1 `- w1 ^# N; m8 l | 3/10/2010
. H* O8 N! l! p. Q |
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction & Y8 F4 q# ?; A4 C# M1 W K
| 3/10/2010 ; B+ v$ j! q- t8 u+ g1 ~1 Y1 c. R
|
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical
& n* A$ i) B V. q# c | 2/9/2010 " [/ \; ^# s! U3 N
|
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services ! |! k( l, a2 ^
| 2/8/2010
/ ~3 f: s! q( K. ]# A& e/ D |
Synopsys to Acquire CoWare
; S2 r6 z0 w$ q* J | 2/8/2010 1 E: o4 F' @- y9 {$ r0 S
|
Synopsys Acquires VaST Systems Technology
1 x. t5 @; c/ O; o | 2/3/2010 $ C& E2 E2 ^" p! L( h- }# n
|
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions
7 t) l8 C% t7 D% s | 1/25/2010
9 L$ ?, v- i+ c; F8 Z- @$ y |
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies
5 I, [, d) J; R; B8 u; o | 1/25/2010
/ n2 N& y* A( L# C0 i7 N% M |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology
+ y4 U: p# A2 c4 a) o2 a7 p | 1/25/2010 9 W% G5 }3 \' D
|
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs 2 n) _3 Q4 q" P3 T. g/ B
| 1/13/2010 / L Y/ b2 u! `4 I
|
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models
2 j& i2 G& S: n" V5 A& y | 1/12/2010
/ Q8 e. @" _. C4 E$ g6 `; D+ k% i' a |
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X & \7 i5 w' {% R" i
| 1/11/2010 ( a! l* q! z' }
|