|
招聘公司:A famous IC company7 C, u5 h- N7 U, _% O
招聘岗位:Analog Design Engineers, i b& I# A/ o7 J0 Q3 t
工作地点:shanghai
, U [& N9 }9 }/ R, g/ Y( N, T0 I& _2 V; d. T
岗位描述:
1 W2 B4 N; ?1 T9 }; Y5 D( xResearch, definition, design, simulation, layout supervision, characterization and release to production of high-performance state of the art BICMOS, video integrated circuits. The integrated circuits will typically include the following blocks:
* N0 Z, K# \: o3 A1 x- J& [; c: {5 K ^5 g# x6 r( U0 G
Video Amplifiers & o% S. v- H: |' x4 `3 w( T# i
DC-to-DC converters, LDOs, PORs
- L R6 H5 o- x) F9 g9 _Interface Circuits –SPI, I2C, LVDS, …
% u2 ^, G9 Y7 z6 D5 y& g: V1 _/ E" N N8 bBandgaps and references / S( Y8 \ C* R+ p8 u
Voltage monitors 8 L* k. k" b3 h
Analog-to-digital and digital-to-analog converters
# }" g4 M, b5 h/ z- i7 s( q/ k7 U3 Y# O* X: ~9 m4 C1 N- j) X7 a
职位要求:Job requirements -
, K i- G- D- f4 e
- G% Q( {; B8 Z, \( D! h% nMSEE degree, with at least 1+ years of design experience.
$ Q J8 T9 @ j' XHands-on design experience with BiCMOS/CMOS mixed-voltage custom circuit designs 5 t% E( a7 ^1 L5 S# ^* n5 h* P
Must possess strong intuitive and analytical understanding of transistor-level design and simulation
7 O+ U# f( O9 z$ IMust understand placement and layout issues with respect to mixed-signal IC’s
. B9 x3 D9 o. n7 R) Q. ?; B& UMust be familiar with Cadence mixed signal design flow. : N$ u; S$ w6 C: {# U8 x8 y+ d% e; d
Good English communication skill |
|