SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010 $ U, v/ i* i" n) G# {! E. g
|
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/2010
' _$ k. j, w$ V2 Q+ E& `- p |
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0
/ A. p+ j$ x7 h ^) Y1 c/ K | 6/11/2010
; M; ]2 h& q/ ~# |, L+ I7 V |
Synopsys to Acquire Virage Logic 0 R9 W7 }# { G. i
| 6/11/2010 7 @( ~( U5 R0 z0 \; |1 B$ @ m
|
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard % l; |5 Y/ e2 e
| 6/7/2010 + Q7 M& K7 F9 G/ o4 s
|
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs
- i9 k. C) S6 }" v( ]# E9 v0 C# Q | 6/4/2010 ^/ L+ n& w, ?% X6 X
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards"
. |! m2 R7 t7 ^; x# X9 A | 6/4/2010 & d) e4 }- M" @8 ]8 \! Z
|
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology
8 F6 X5 R1 f* i& ~6 j5 @1 b7 A | 5/13/2010
" n6 J$ D4 `) U9 Y |
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm + Y% J c; I5 q0 C) ^+ C0 |% e
| 5/7/2010
$ w6 Q' w1 g3 b$ |8 l7 G1 a |
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature
' D" B* c) y9 b* x( B% V | 5/7/2010
+ ~- M: C, m* ` |
Synopsys Launches Industrys First MIPI DigRF v4 IP
' ~+ O, Y0 u! A0 G0 B" i4 X( I | 5/3/2010 - ~" ^8 Q- c m5 j7 b
|
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces ! P1 w) e* d' u$ K1 J: b5 ?6 E1 U
| 4/28/2010 ' {* W. v m4 }$ H2 T
|
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs
5 F9 Z0 ]+ h. s/ C! a, m9 B1 @+ V. m | 4/22/2010
/ _ q7 d' G" [3 l" ]9 L* Q |
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
7 y. y( J( S6 ` f. Z | 4/19/2010 / b, ?3 {& Q6 M! r
|
Synopsys Expands IP OEM Partner Program with Two New Members 5 j- v6 _, X `' _7 [: A
| 4/14/2010
: K4 ]2 m0 }( C& t; v4 g |
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY * }/ V# d- ~, F! R7 x$ i3 n
| 4/7/2010
' u L1 B- L# w( j2 n |
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification 5 T/ L0 t0 d: M3 L1 E. O/ W
| 4/5/2010
! C& q) {" [' A8 O! b |
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family % J" T0 p' A& i( R1 @) u
| 4/1/2010
9 L# I) a" R+ o2 X8 s |
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product ! w0 N* \" @+ A! N( K/ Q' E
| 3/30/2010 " M: y0 @) R y" x( R
|
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route
' f2 ^" e/ u5 k4 Y3 K | 3/29/2010
* N4 R- E! w4 q& V' W |
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions
2 y* K2 ]" j" J$ ^& }# e- H; h | 3/23/2010 ) n% h( g. z9 I! f, j& X! |
|
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development 6 B" G4 W p( ~# Z! i
| 3/23/2010 ^# M2 y% ?) {( O& M! J w
|
Synopsys Completes Acquisition of CoWare
7 @1 M, E1 p% P' e- E | 3/23/2010 5 y! ~+ l! y& t" m1 }# u& C
|
IMEC and Synopsys Collaborate on 3D Stacked IC Development 5 f8 z3 \0 q" t# |2 q
| 3/10/2010
+ G% Q" t n: J/ |5 M3 E! ? |
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction
4 @# a3 n" _7 \% m$ I; I | 3/10/2010 % d$ ~7 e' p7 O/ k
|
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical / O( |0 V1 G# R. ?& v
| 2/9/2010 8 {# u1 k$ s" t
|
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services * K! ~0 o4 A9 J
| 2/8/2010
# Z0 @$ y1 F4 }: L! d( K |
Synopsys to Acquire CoWare
3 Z" ?# {. q) H6 c" s6 H$ i | 2/8/2010 ; X9 P* B% `2 f5 Z7 ~+ Q
|
Synopsys Acquires VaST Systems Technology 0 B4 m$ `/ u8 y! M0 T) }
| 2/3/2010
$ Q- \4 Y( L' S- M |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions ) s; Q& e7 Q* P2 R
| 1/25/2010
8 C) M: P# Q& Y; H |
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies
+ v1 a) Y! f: \' f8 B, { | 1/25/2010 9 b8 J3 Y$ o% X9 Z5 b
|
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology
1 K" x' T5 v; r7 h | 1/25/2010 ; v' K9 f8 q3 V; |' T0 e
|
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs
- q0 J! X. T( K2 n! X# B: j | 1/13/2010 5 e+ u) J3 c2 L2 H* I
|
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models 8 ~1 ~- [: n5 i# x. t
| 1/12/2010 7 E, L& ^( ?! v
|
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X
M4 ?# X1 N# h. f4 f( J! V | 1/11/2010 2 ?3 X! Q3 C9 M1 W# _
|