|
本帖最後由 masonchung 於 2010-1-21 09:23 AM 編輯 - n/ ? P9 v) W: X4 q- j
$ D. M% V3 p3 I, Q* N$ b# mC2 CC1200高清编解码芯片: ^ g6 {9 w g) C& `% ?# W
CC1200 Media Processor Famiy
! D) U) u7 M# B9 \2 [
+ E& |+ W7 ~3 p. o- i9 [) u/ O6 Z# R/ w- n" l0 T
/ E" B3 U+ M; W( A
$ D& i' _5 Y+ N3 f6 c: F3 h) _
3 b4 f9 X" w4 R) HCC1200 Family7 W( e; x5 |! @$ X
* e. j4 l- c5 p N' ~- c+ X
CC1200 is C2 Microsystems’ second generation media processor family for Full HD video applications. It is based on the innovative Jazz 2 architecture, which is optimized for next-generation high-definition broadcast services and broadband rich media applications. CC1200 decodes all current broadcast formats and a wide variety of Internet content formats and performs high quality audio post-processing and video de-interlacing and scaling for high-definition display. CC1200 transcodes content into several formats for place-shifting and for side-loading onto portable devices. CC1200 encodes video for video monitoring, video chat and place shifting applications. CC1200 has a dual-core Symmetric Multiprocessor (SMP) which, with hardware acceleration of graphics operations, delivers very high applications processing performance.
+ X$ R; i" K8 N0 B: A; n, x+ g s9 E9 K+ c1 S8 w: {
Features0 t3 q3 q+ d& @7 F! a8 l
. H8 G# C* {; D4 `9 \High applications and media processing performance
% @* \% [3 L' I9 v1 Q* E7 D* M }
- _5 [) @: n% W6 y4 j) ~4 MDual Core SMP 4-way superscalar RISC architecture @ 350 MHz
9 f! j) c& _( b$ i9 ^9 D/ kDual hardware threads per core
9 u9 ^% u. T; _! M3 t! |: R, ?256-bit SIMD Vector Unit + @7 O4 H* B3 y4 h% g: B" V! h8 P6 N
Codec Acceleration Processors for digital broadcast standards X6 @" M1 t+ @: c! T1 S! o5 s
Motion estimation, entropy engines 0 d/ T+ ?3 K, ]3 l; t4 @6 _
2D Graphics Accelerator with DirectFB, OpenVG 1.1 support 4 b. r2 Z$ O3 x- G
Display Processor
' `1 V* ]% G. s3 lSecurity Processor 3 R- X3 \/ u- F% K: Y
Extensive rich media codec support ) y! U3 g" ~* a- ?4 _2 F
/ Q1 w% G1 j3 d% e4 p
H.264, MPEG-2/4, VC-1, FLV, RM % y: s3 l8 ~ |( F: ]
Decoding of digital broadcast standards up to Full HD ( _& q2 l% G! v0 F' O( \7 \
Decoding of internet content standards up to 720p
8 H+ }, a# P1 r( A$ ?/ u3 lEncoding at D1 resolution and above ; |0 W6 x: J' b4 d) U2 f4 l
High level of device integration
) x. N N* z3 W# R: s7 x; W+ G+ O) P, _) O
DRAM Memory: 64-/32-bit DDR2 @ 400MHz, 128-512 MB . a( F T; R& H8 j, i' q w1 M
Parallel NAND Flash
$ ~- a( M% @: B" Q3 ]Ethernet 10/100/1000M MAC with RMII/RGMII interface . ^3 w2 ~7 S5 C3 i! D* l5 R0 y+ ^
USB2.0 OTG 6 a! w. i2 A8 u( h7 Q
PCI-Express: Ethernet/WiFi
8 d6 U* t4 Q) D. _: i# [$ D* |SDIO
5 y# @3 l6 g0 E5 n) N2 G1 j4 W; HMPEG-2 transport stream
- X: g& p3 P( q ~# o2 LDigital A/V – HDMI, BT-656/BT-1120, SPDIF, I2S 6 c: r" b( q7 l& v
Analog Video Out – YPbPr, CVBS 9 h- v# x, P3 Q! r& T3 m9 l& g
Package: 27mm x 27 mm, Pb-Free
; l- ~4 H1 `2 k2 bCC1200 Block Diagram' F+ V7 Q) h2 {' k
9 W9 T- N0 I6 R9 L
Supported Standards
) \2 f5 A) m6 [; z8 w7 n3 } [- }* JThe Jazz media processor architecture permits the encoding and decoding of a wide range of video and audio compression standards/ c- p8 D M9 `3 S9 K
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|