|
本帖最後由 masonchung 於 2010-1-21 09:23 AM 編輯
5 G+ J* v8 |5 t$ f1 ]4 p
1 ]# E' P( u( k+ H7 f3 d( TC2 CC1200高清编解码芯片
3 @: a& P( ~8 R2 kCC1200 Media Processor Famiy
4 _* v! ?4 J! p
$ ]% ?" A) h# C1 Z. O; ]* e, J; ?6 c! G9 i. M" h3 @* \9 C/ s
G$ b( r% R& Q3 C. q7 D
7 o4 G( o% ]( F8 n; E3 u M3 ~ , ?! a6 U! [. s9 e f
CC1200 Family
! W) S' ]* O* q9 q/ v . [. P8 T# z# ~0 Q0 x, `' z
CC1200 is C2 Microsystems’ second generation media processor family for Full HD video applications. It is based on the innovative Jazz 2 architecture, which is optimized for next-generation high-definition broadcast services and broadband rich media applications. CC1200 decodes all current broadcast formats and a wide variety of Internet content formats and performs high quality audio post-processing and video de-interlacing and scaling for high-definition display. CC1200 transcodes content into several formats for place-shifting and for side-loading onto portable devices. CC1200 encodes video for video monitoring, video chat and place shifting applications. CC1200 has a dual-core Symmetric Multiprocessor (SMP) which, with hardware acceleration of graphics operations, delivers very high applications processing performance. " G3 r& y" E4 ^' |- `$ z3 }
8 `2 o+ C; i* w+ j' p( d$ I0 gFeatures. Y# t" Q3 B9 D" w- R8 d
" c/ s# H |9 ]* X/ q0 N8 i
High applications and media processing performance
9 w& B' K. ?% n1 w- L: e+ A+ k( i# K' z- s. P2 d
Dual Core SMP 4-way superscalar RISC architecture @ 350 MHz + `$ `$ t: `! h0 l& W9 ]
Dual hardware threads per core
5 ?! [, |) A% {. c5 q8 l256-bit SIMD Vector Unit 7 L5 X' n1 M( g8 g; P
Codec Acceleration Processors for digital broadcast standards . A \* a$ O' C
Motion estimation, entropy engines
% N& P; Y! p: z7 y6 Z& ^2D Graphics Accelerator with DirectFB, OpenVG 1.1 support , g" K, U' k% {* E
Display Processor
5 B, L- q4 o/ z6 o1 y9 v, sSecurity Processor + b0 I7 H) F, I( @
Extensive rich media codec support
+ v% H8 V1 ]$ s* j' ~+ B$ @$ o$ I+ O0 i2 \/ u9 F
H.264, MPEG-2/4, VC-1, FLV, RM 9 o7 n# {& F( A( V' k7 L- v
Decoding of digital broadcast standards up to Full HD
' Q7 h W8 T/ ]7 s8 V a$ A* ~9 G2 cDecoding of internet content standards up to 720p
: e1 o1 P& t# J; hEncoding at D1 resolution and above - @1 n: M( U; s* n
High level of device integration ) C# ~5 m+ z5 N" O3 V. L; f
6 S: E7 r; h: V6 R! Q
DRAM Memory: 64-/32-bit DDR2 @ 400MHz, 128-512 MB
4 l% _0 f( B; H ^6 Z$ sParallel NAND Flash ) J& u( Q( c2 z2 h" b) J
Ethernet 10/100/1000M MAC with RMII/RGMII interface 5 P, @3 R# M3 X! t
USB2.0 OTG 0 F* O9 M. U* L9 P7 K+ \
PCI-Express: Ethernet/WiFi
. i; _2 K% S7 U" m- @. e6 }SDIO
+ O2 x5 T% A# Y; R4 V+ AMPEG-2 transport stream $ P' B. k3 r' W( s. b% V; ?
Digital A/V – HDMI, BT-656/BT-1120, SPDIF, I2S
# _# N+ }4 B+ U$ lAnalog Video Out – YPbPr, CVBS R& L( Q4 F' V
Package: 27mm x 27 mm, Pb-Free
O, z9 L# e* } N- h4 f1 w( VCC1200 Block Diagram
9 Z+ o# a8 ]4 x' z* E1 r/ |5 ^$ o0 V( Z# V
Supported Standards
R5 y' e8 d; G ]2 J7 t- xThe Jazz media processor architecture permits the encoding and decoding of a wide range of video and audio compression standards
# x1 _! N8 F+ r6 K- z |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|