|
FPGA and ASIC prototyping of Signal Processing algorithms with MATLAB and Simulink" m0 h7 E1 {0 L: ^# s
Frank Liu, Communications and Semiconductor Industry Marketing, MathWorks Inc. 26p- ^8 Y* ~# I8 _1 j- N4 m' v$ _5 A3 }
4 i* }9 H! f4 e& B* O& ]1 X
What You Will See In This Session
, A) l7 U7 \9 K5 ^2 ]6 P; b0 [4 w. ^( ~
Introduction to Model Based Design For FPGA and ASIC
3 t+ O3 q' H% G* g+ D9 dCase Study – Audio Equalizer8 B- m/ j& ] R( g
Fixed-Point Modeling, n+ ~& [* A5 V2 a* f, p( q4 W
HDL Code Generation# }/ F4 k1 h/ g3 _1 S
Optimizing For Speed And Area
. D& y" b0 k1 P! l4 M K# @Verification: HDL Co-simulation And FPGA-in-the-Loop
+ R8 L( l+ @5 |. _; k, L, W) ESummary And Next Steps! [ s+ g( q; Z
6 Y2 M* J9 S/ }
/ z: y( y* O) E* [4 N
: O) w' P* H4 ~' U% d5 t" _* \4 t |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|