|
Staff Engineer for Digital MAC Design
客户 A famous IC company. h3 x W; }+ L1 G* p! Z: ^ ?
地点 Shangha
( y0 N4 l7 E3 J/ U, F
& f6 i7 ]. G0 N5 H2 {4 j4 d/ P职位描述
, Y/ j; k, t' Q8 Z, d7 b- eWe are looking for a person to join a design team to execute a state-of-the-art IC design project in the wireless communication field. Candidate must be familiar with digital IC design flow with a proven record of design and verification of a complex design project that led to successful silicon. Proficiency in Verilog is required.& @4 V6 W( Z& k$ G, m9 K
; A) }: o+ O- J/ a2 f1 w职位要求" U5 I) ^, z( x5 q
Requirements:* f3 p+ Q( B9 _ h: e( n# L
Experience in the following areas of expertise is desired:
/ h2 C+ |, n0 ^% N/ a+ FWireless media access control (MAC) design experience would be highly desirable
9 l6 a$ e2 d: m. G6 t1 XKnowledge of TCP/IP and DMA Offload Engine design experience will be a plus0 r7 q* ^: R l& Y- m- w+ |
RTL design, verification, and chip integration ; e w' x; i7 @* l/ a1 s0 ]
Experience in the following is beneficial but not necessary requirement:2 E- { q# E: _/ y* F/ K+ Q- F* z. W
Communication systems and RF systems" k" Y) {0 c) b3 l7 |
Familiarity with wireless communication systems and standards (802.11b/g/n and WiGig)
6 m |7 i% d. d+ C2 k- vKnowledge of interface protocols such as PCI/PCIe would be a plus* U7 o6 y% l& T; n& C" { K
FPGA design flow, testing, and emulation bringup# J/ F7 x# [1 n! \. Z% ]9 |
8 j# b2 H1 w+ ]* S$ A& R8 A1 }
Other requirements:8 n; p0 y/ c# y" L. p2 k
Familiar with design and verification languages, EDA tools and ASIC/SOC design methodology
# `; O2 d# m0 z- _7 l/ dGood script language skill, such as Perl, Tcl and Shell; 2 P+ W+ Q: n! b+ K( o* K
Good written and oral communication skills in English; + q) z1 A+ o0 o( H$ X
Good Team player
$ r- O* F2 R6 ]Candidates must have MSEE degree with at least 5 years of experience |
|