Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3755|回復: 2
打印 上一主題 下一主題

Configuration Management Engineer (Digital IC Design)請進來交流!

[複製鏈接]
跳轉到指定樓層
1#
發表於 2011-7-20 12:12:57 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
招聘公司:A famous IC company- H; W- |# E1 I7 c; L$ L% q7 W
招聘岗位:(Senior) Configuration Management Engineer (Digital IC Design)/ z; k) g1 A" k; s5 |/ P4 n
工作地点:Shanghai4 C. v/ N# [& h$ T3 `
7 g. l9 O5 i+ k
岗位描述:
% l3 P4 I8 A: q- ^  b- DDuties · Do database management/configuration management to support Digital SOC product development for mobile phones · Administrate Clearcase /DesignSync · Administrate change control and bug tracking tools · Do linux/LSF compute farm/ CAD tool first-level support to Digital SOC design team and interface to company IT/CAD organization · Take charge of CAD investment request consolidation
4 S4 ~) g+ R7 s+ T+ \. T; w! H5 x+ V
职位要求:& P% N- f6 p! u' z9 \8 C$ G. x5 w
Requirements · B.Sc. degree or above in Semiconductor, Electronics Engineering areas · 2 years or above experience in Clearcase/DesignSync administration and configuration management in Digital IC Design domain · Good knowledge of digital SOC design is a big plus · Good knowledge of linux, LSF compute farm and script writing (e.g. C shell, Perl) · Good communication skill, will have frequent communication with foreign teams. · Good written and spoken English is mandatory. / Q. G9 _6 X" C  u5 }& v+ H/ ^

/ ~9 N9 c' e! k  ~- Y. @" f能者與意者請email研發簡歷與chip123聯絡。
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
 樓主| 發表於 2011-7-20 12:15:58 | 只看該作者
招聘公司:A famous IC company' Q! j& t1 B" Y6 ~
招聘岗位:(Senior) Digital IC Design Engineer (FE Design)0 q: q8 B! o( `. j/ n
工作地点:Shanghai1 M& l* ]  ~' I: `" ~

% ?$ T% l) _. t# l: J4 H3 x0 ~# l2 Q岗位描述:
/ |4 g8 i& j8 G0 W7 {* r& @Duties • IP design and support for digital baseband of cellular phones • Digital SOC design and integration for chips
. i- u; L4 R# ~# y- E/ D
- [, Y8 g, B0 S+ a  [职位要求:
$ p3 Z8 z: r' C& t9 dRequirements • B.Sc. degree or above in Semiconductor, Electronics Engineering areas • 2 years or above design experience in industry • Good knowledge of design flow including documentation, VHDL/verilog coding, code check, equivalence check, synthesis, timing analysis and RTL simulation. • Good knowledge of AMBA AHB/AXI protocol is preferred. • Good knowledge in UPF/IP-XACT based design flow is a big plus. • Hands on experience in digital IC design EDA tools, such as NCSim/Questasim, Design Compiler, Formality, Primetime etc. • Good communication skill, will have frequent communication with foreign teams. • Good written and spoken English is mandatory.
3#
發表於 2012-4-16 11:36:53 | 只看該作者

Staff Engineer for Digital MAC Design

客户 A famous IC company. h3 x  W; }+ L1 G* p! Z: ^  ?
地点 Shangha
( y0 N4 l7 E3 J/ U, F
& f6 i7 ]. G0 N5 H2 {4 j4 d/ P职位描述
, Y/ j; k, t' Q8 Z, d7 b- eWe are looking for a person to join a design team to execute a state-of-the-art IC design project in the wireless communication field. Candidate must be familiar with digital IC design flow with a proven record of design and verification of a complex design project that led to successful silicon. Proficiency in Verilog is required.& @4 V6 W( Z& k$ G, m9 K

; A) }: o+ O- J/ a2 f1 w职位要求" U5 I) ^, z( x5 q
Requirements:* f3 p+ Q( B9 _  h: e( n# L
Experience in the following areas of expertise is desired:
/ h2 C+ |, n0 ^% N/ a+ FWireless media access control (MAC) design experience would be highly desirable
9 l6 a$ e2 d: m. G6 t1 XKnowledge of TCP/IP and DMA Offload Engine design experience will be a plus0 r7 q* ^: R  l& Y- m- w+ |
RTL design, verification, and chip integration ; e  w' x; i7 @* l/ a1 s0 ]
Experience in the following is beneficial but not necessary requirement:2 E- {  q# E: _/ y* F/ K+ Q- F* z. W
Communication systems and RF systems" k" Y) {0 c) b3 l7 |
Familiarity with wireless communication systems and standards (802.11b/g/n and WiGig)
6 m  |7 i% d. d+ C2 k- vKnowledge of interface protocols such as PCI/PCIe would be a plus* U7 o6 y% l& T; n& C" {  K
FPGA design flow, testing, and emulation bringup# J/ F7 x# [1 n! \. Z% ]9 |
8 j# b2 H1 w+ ]* S$ A& R8 A1 }
Other requirements:8 n; p0 y/ c# y" L. p2 k
Familiar with design and verification languages, EDA tools and ASIC/SOC design methodology
# `; O2 d# m0 z- _7 l/ dGood script language skill, such as Perl, Tcl and Shell; 2 P+ W+ Q: n! b+ K( o* K
Good written and oral communication skills in English; + q) z1 A+ o0 o( H$ X
Good Team player
$ r- O* F2 R6 ]Candidates must have MSEE degree with at least 5 years of experience
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-6-1 09:57 PM , Processed in 0.124516 second(s), 17 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表