|
本帖最後由 masonchung 於 2010-1-21 09:23 AM 編輯 $ V1 r* m. b" O. m3 J+ x+ Q6 N Y
7 A" I' L' H. }4 E1 I9 a* B$ VC2 CC1200高清编解码芯片# a4 ^8 d B# P/ ~; D" f |0 @
CC1200 Media Processor Famiy
' a8 e% W/ ^/ t0 E( G2 U
; B0 w) c) ]; ~, f5 p* C0 D& _
$ n& U+ K" G) |" ]2 A$ {
/ m2 c4 u8 o6 ^8 t) k( v * V; b }2 X' R) ~
& ?9 q: X8 g6 z6 ?9 SCC1200 Family
1 m% r# J9 }* P# Y- h
2 [) Y2 R" E0 P9 jCC1200 is C2 Microsystems’ second generation media processor family for Full HD video applications. It is based on the innovative Jazz 2 architecture, which is optimized for next-generation high-definition broadcast services and broadband rich media applications. CC1200 decodes all current broadcast formats and a wide variety of Internet content formats and performs high quality audio post-processing and video de-interlacing and scaling for high-definition display. CC1200 transcodes content into several formats for place-shifting and for side-loading onto portable devices. CC1200 encodes video for video monitoring, video chat and place shifting applications. CC1200 has a dual-core Symmetric Multiprocessor (SMP) which, with hardware acceleration of graphics operations, delivers very high applications processing performance. , B5 O2 [: ~8 S- f2 K
' S8 l& H7 F3 `0 ~' E) H
Features* V% |8 W5 z/ a1 a0 \" `7 \
1 R- h+ V6 D- l" j6 o. s4 U- z- e) `High applications and media processing performance - J1 E' R$ X2 |+ ~$ N* h( O2 J
, Z4 C4 ^) P4 [8 MDual Core SMP 4-way superscalar RISC architecture @ 350 MHz : x/ N9 \) Q- j& h5 l
Dual hardware threads per core ) T( \+ J$ C6 T3 U$ n% S
256-bit SIMD Vector Unit 5 q* u' R! g1 ~! T
Codec Acceleration Processors for digital broadcast standards
6 R S; F* L. X1 K" C# P, b% Y" EMotion estimation, entropy engines ; `: W% e1 g |/ c
2D Graphics Accelerator with DirectFB, OpenVG 1.1 support : n5 R) [% [8 x3 K, r
Display Processor
! k1 c6 o3 B5 H3 M: YSecurity Processor
7 _1 X1 D0 x9 a3 Y* _9 y+ KExtensive rich media codec support 9 B6 h' `. _) h8 _& ?8 j
% V9 Q. S2 Z3 F! j1 i) p( J
H.264, MPEG-2/4, VC-1, FLV, RM * Z. Y' i# P0 P* E$ k. R
Decoding of digital broadcast standards up to Full HD
( W) @7 y* ]7 m+ z5 ODecoding of internet content standards up to 720p . N" k: {3 {$ L+ k
Encoding at D1 resolution and above 1 ^+ W" F; U; |6 t
High level of device integration ; b) x) G/ G o
: @& U) a: e" {3 P2 g' N5 M
DRAM Memory: 64-/32-bit DDR2 @ 400MHz, 128-512 MB
; E8 a$ b; \" CParallel NAND Flash 7 N" _6 O; Y" c; ]& m1 [( N9 P- x
Ethernet 10/100/1000M MAC with RMII/RGMII interface
6 `& X! `# p/ PUSB2.0 OTG " O/ d9 g$ U) S" m& ^, T: P6 Z
PCI-Express: Ethernet/WiFi " P! k& X; x/ i) x" O) @$ }
SDIO 0 Z; a) c. x, R" W1 e
MPEG-2 transport stream
# X% L: Q3 z% A4 v `Digital A/V – HDMI, BT-656/BT-1120, SPDIF, I2S 8 g! N3 ~9 e p9 l* i2 v
Analog Video Out – YPbPr, CVBS - C# S7 r, q g% S" k6 g3 ^1 @
Package: 27mm x 27 mm, Pb-Free % F. g0 M8 O9 J& c( S" @
CC1200 Block Diagram
+ W1 W+ e, k8 w5 O8 ]+ i4 k" B2 v% t9 G9 z! Q. g* e
Supported Standards
( ?6 y* k2 a1 ]The Jazz media processor architecture permits the encoding and decoding of a wide range of video and audio compression standards
! q7 q4 z# [$ [+ C9 }0 _ |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|